3mo
Save
Mark Applied
Hide
ASIC Test Engineer
Colorado Springs, Colorado, United States
$93k-$156k/yr OnsiteFull Time
5+ YOEBSEE or BSCS; 5+ years in ASIC testing; knowledge of 93K or similar test systems; strong programming and documentation skills; good communication; team-oriented; continuous improvement mindset; self-directed.
Programming, Documentation tools, Test systems (93K or similar)
1w
Save
Mark Applied
Hide
Senior ASIC Digital / DSP Design Engineer
Colorado Springs, Colorado, United States
$142k-$236k/yr OnsiteFull Time
10+ YOEBS/MS in Electrical or Computer Engineering, 10+ years experience in digital and mixed-signal ASIC and DSP design/verification; strong EE and DSP fundamentals; leadership and communication skills.
Cadence, Mentor
3mo
Save
Mark Applied
Hide
ASIC Test Engineer
Colorado Springs, Colorado, United States
$93k-$156k/yr OnsiteFull Time
5+ YOEBSEE or BSCS; 5+ years ASIC testing; knowledge of 93K test systems; strong programming and documentation; good written and verbal communications; teamwork; ownership; continuous improvements; self-directed.
93K test system, Advantest 93K, Programming and documentation tools
2mo
Save
Mark Applied
Hide
ASIC Physical Design Manager
Colorado Springs, Colorado, United States
$151k-$253k/yr OnsiteFull Time
7+ YOE5+ MgmtB.S. or M.S. in Electrical/Computer Engineering; 7+ years digital ASIC physical design; 5+ years project/program management; tapeout experience.
Place and Route, Timing analysis, DFT, Signoff tools, Physical design methodologies
2mo
Save
Mark Applied
Hide
Digital ASIC Design Manager
Colorado Springs, Colorado, United States
$151k-$253k/yr OnsiteFull Time
7+ YOEB.S./M.S. in Electrical or Computer Engineering; 7+ years in digital IC/ASIC development with leadership experience; strong RTL/SystemVerilog/Verilog/VHDL, synthesis, STA/timing, power/performance optimization.
SystemVerilog, Verilog, VHDL, Cadence, Mentor, Python, Tcl, Ruby, EDA, Synthesis, STA, timing closure, DFT/Scan
1mo
Save
Mark Applied
Hide
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead (Remote)
San Jose or Research Triangle Park or Acton or Dallas or Tempe or Cary or Carlsbad or Colorado Springs
$184k-$264k/yr RemoteFull Time
3+ YOEBachelor's/MS/PhD in Electrical Engineering with 3+ to 8+ years SI/PI experience; expertise in high-speed design, SI/PI simulation, layout review, SPICE; mentoring and leadership experience.
Cadence Sigrity, Ansys HFSS, Keysight ADS, Cadence APD, Ansys EM, SPICE, Vector Network Analysis, IBIS
1mo
Save
Mark Applied
Hide
Senior PC Board Design Engineer
Austin or Colorado Springs or Markham
$123k-$210k/yr OnsiteFull Time
Strong high-speed PCB layout experience, expertise with Cadence Allegro and Constraint Manager, routing for PCIe/DP/Memory/XGMI, ASIC ball-outs, stackup/impedance control, PCB manufacturing knowledge, scripting (Pearl, C, C++). Bachelors/Masters in ECE preferred.
Cadence Allegro, Allegro, Constraint Manager, Pearl, C, C++, Valor, Valor ERF, CAM350, PCIe, DP, XGMI