1mo
Save
Mark Applied
Hide
ASIC/FPGA Design Engineer IV
Littleton or California or Massachusetts or New York or Colorado or Hawaii or Illinois or Maryland or Minnesota or New Jersey or Vermont or Washington or District of Columbia
$124k-$218k/yr OnsiteFull Time
5+ YOEUS citizen able to obtain and maintain DoD Secret clearance, BS in Computer/Electrical Engineering or equivalent, 5+ years professional experience, HDL experience (VHDL/Verilog/SystemVerilog), ASIC/FPGA design and verification experience, Linux proficiency.
VHDL, Verilog, SystemVerilog, Linux, Microsoft Project, Microsoft Office, Atlassian JIRA, Earned Value Management System (EVMS)
1w
Save
Mark Applied
Hide
ASIC Verification Engineer (Remote)
Williston, Vermont, United States
$120k-$165k/yr RemoteFull Time
10+ YOE10+ years verification experience, BS/MS in Electrical or Computer Engineering, proficiency with VHDL/Verilog/SystemVerilog and verification methodologies, strong communication, and U.S. Person eligibility (ITAR).
VHDL, Verilog, SystemVerilog, UVM, VIP, PCIe, Ethernet
2mo
Save
Mark Applied
Hide
Senior Principal Engineer, Architecture ASIC / System
Toronto or Ottawa or Burlington or Irvine or Morrisville or Santa Clara or Westborough
$192k-$255k/yr OnsiteFull Time
14+ YOESenior architect with 14+ years in system architecture for SoC; expertise in interconnects, memory hierarchies, power management, security; strong technical leadership.
IP evaluation, IP block, SoC architecture
1w
Save
Mark Applied
Hide
ASIC Logic Design Engineer (Remote)
Williston or United States
$120k-$165k/yr RemoteFull Time
10+ YOE10+ years logic design experience, BS/MS in Electrical/Computer Engineering, VHDL/Verilog/SystemVerilog expertise, RTL design, synthesis, timing closure, and US Person eligibility.
VHDL, Verilog, SystemVerilog, ARM
4d
Save
Mark Applied
Hide
Principal Technical Engineer 3rd Party IP Engineer
Morrisville or Austin or New York or Burlington or Westborough or Boise
$152k-$225k/yr OnsiteFull Time
3+ YOEBachelor’s in CS/EE with 5-10 years or Master/PhD with 3-5 years; deep DDR/LPDDR/GDDR/HBM/eMMC interface knowledge, ASIC design flow experience, 3rd-party IP management, project and customer communication skills.
DDR, LPDDR, GDDR, HBM, eMMC, logic synthesis, physical design, timing, DRC/LVS, Formal verification, Design-For-Test, DFT