1d
Save
Mark Applied
Hide
Lead ASIC Digital Design Engineer
Annapolis Junction or Telework or Boise or Salt Lake City or Bloomington
$177k-$187k/yr RemoteFull Time
8+ YOE8+ years ASIC/FPGA RTL design experience, ASIC tape-out and timing-closure experience, familiarity with FinFET nodes and commercial foundry flows, EDA tool and JIRA proficiency, strong RTL and microarchitecture skills.
JIRA, Microsoft Office
1mo
Save
Mark Applied
Hide
Senior ASIC Physical Design Engineer
Laurel, Maryland, United States
$105k-$290k/yr OnsiteFull Time
6+ YOEAssociate’s degree (or equivalent) in a technical field, 6+ years back-end ASIC design, skilled with Cadence back-end tools and Siemens Calibre, able to obtain Interim Secret and Secret clearance, US citizenship required.
Cadence ASIC design tools, Cadence Virtuoso, Siemens Calibre, Siemens ASIC design tools, DRC, DRC+, MCD, LVS
3w
Save
Mark Applied
Hide
ASIC/FPGA Verification Engineer (Experienced, Lead, or Senior)
El Segundo or Huntington Beach or Fairfax
$120k-$239k/yr OnsiteFull Time
5+ YOEBachelor's in engineering or related field, 5+ years ASIC/FPGA verification experience, proficiency in SystemVerilog/UVM, OOP principles, coverage and code-coverage closure, waveform debug, revision control, and Linux.
UVM, SystemVerilog, SystemVerilog Assertions, svn, cvs, git, Linux, Palladium, Make, Perl, Python
3w
Save
Mark Applied
Hide
ASIC/FPGA Verification Engineer (Experienced, Lead, or Senior)
El Segundo or Huntington Beach or Fairfax
$120k-$239k/yr OnsiteFull Time
5+ YOEBachelor's degree in engineering or related field, 5+ years ASIC/FPGA verification experience, proficiency with SystemVerilog/UVM, SV Assertions, revision control (svn/cvs/git), Linux, and waveform/debug tools; ability to obtain U.S. Secret clearance (U.S. citizenship required).
UVM, SystemVerilog, SystemVerilog Assertions, svn, cvs, git, Linux, Palladium, Make, Perl, Python, ARM, JESD204C, PCIe, Ethernet
2mo
Save
Mark Applied
Hide
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Dulles, Virginia, United States
$114k-$171k/yr OnsiteFull Time
5+ YOEBS with 5+ yrs or MS with 3+ yrs (Level 3) or PhD with 1+ yrs; SCI clearance; VHDL experience; FPGA design flow expertise; aerospace domain knowledge; leadership experience.
VHDL, RTL, Synthesis, Place and Route, Timing Analysis, Power Analysis, Vivado, QuestaSim, MATLAB, Simulink
2mo
Save
Mark Applied
Hide
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Dulles, Virginia, United States
$114k-$213k/yr OnsiteFull Time
5+ YOERequires active Top-Secret/SCI clearance, VHDL FPGA/ASIC design and verification experience, proficiency in FPGA design flow (synthesis, place and route, static timing), and proven architecture or team leadership; degree with relevant years of experience required.
VHDL, SystemVerilog, MATLAB, Simulink, Vivado, Quartus, QuestaSim, Xilinx, Microchip RTG4, Oscilloscope, Logic analyzer
3mo
Save
Mark Applied
Hide
Software Engineer 0
Fort Meade, Maryland, United States
OnsiteFull Time
0+ YOEBachelor of Science plus 0-6 years of experience; TS/SCI with Polygraph; Windows/C# development preferred; Java OK; FPGA/ASIC knowledge helpful.
Windows, C#, Java, FPGA, ASIC
1mo
Save
Mark Applied
Hide
PCB Layout Hardware Design Engineer (GA-2/3)
Annapolis Junction or Fort Meade
$220k-$280k/yr OnsiteFull Time
7+ YOETS/SCI with polygraph required; 7+ years experience in integrated circuit/microelectronic design or reverse engineering; PCB layout, schematic capture, HDI, ASIC/FPGA P&R experience; bachelor\u0002s in EE/CE (or 5 yrs additional experience).
ASIC, FPGA, place-and-route (P&R), CDES, computer-aided design
4w
Save
Mark Applied
Hide
Hardware Design Engineer
Fort Meade, Maryland, United States
OnsiteFull Time
7+ YOETS/SCI w/Poly required; 7+ years hardware design experience or Bachelor's in EE/CE (or 5 additional years experience), PCB layout and schematic experience, ASIC/FPGA place-and-route experience, technical leadership and strong communication skills.
ASIC, FPGA, PCB, P&R, schematic capture
1mo
Save
Mark Applied
Hide
ASICS Electronics Engineer (Adelphi, MD, Maryland, United States)
Adelphi, Maryland, United States
$104k-$155k/yr OnsiteFull Time
PhD-level candidate with ASIC/FPGA front-end design experience, lab RF hardware familiarity, Synopsys/Cadence design flow experience, GDSII completion, and ability to obtain a DoD/DoW security clearance.
PSpice, FEKO, Ansys, Synopsys, Cadence, MOSIS, GF, GDSII, FPGAs, ASICs
2d
Save
Mark Applied
Hide
Engineering and Physical Sciences Researcher- Mid to Experienced Level (Maryland)
Fort Meade, Maryland, United States
$105k-$193k/yr OnsiteFull Time
3+ YOEDegree in engineering, physics/astronomy, or related technical field; relevant research or engineering experience; publication and collaboration record; demonstrated technical skills in device/ASIC/architecture research.
Verilog, RTL, FPGA, Cadence, Synopsys
6d
Save
Mark Applied
Hide
FPGA Verification Engineer, Bespoke Solutions
Jessup or Arlington or Herndon
$136k-$184k/yr OnsiteFull Time
4+ YOERequires US citizenship and active TS/SCI clearance; Bachelor's in electrical/communications engineering; 3+ years design and 4+ years verification experience with SystemVerilog/UVM; FPGA/ASIC verification experience.
SystemVerilog, UVM, Xilinx Vivado, AMD Vivado, Synopsys VCS, Cadence Xcelium, SystemVerilog Assertions (SVA)
6d
Save
Mark Applied
Hide
Digital Design SME
McLean, Virginia, United States
$176k-$282k/yr OnsiteFull Time
10+ YOEActive TS/SCI with poly, 10+ years relevant experience (Bachelor's+12yrs or Master's+10yrs alternative), expertise in digital/ASIC/microprocessor design, EDA tools, Verilog/VHDL/TCL, and ability to lead projects and advise stakeholders.
Electronic Design Automation (EDA), Verilog, VHDL, Tool Command Language (TCL)
5d
Save
Mark Applied
Hide
Digital Design SME
McLean, Virginia, United States
$176k-$282k/yr OnsiteFull Time
10+ YOEActive TS/SCI with Polygraph; 10+ years technical experience (Master's+10yrs or Bachelor's+12yrs); expertise in ASIC/microprocessor design, EDA tool flows, Verilog/VHDL/TCL, foundry processes; ability to train teams and travel up to 25%.
Electronic Design Automation (EDA), Verilog, VHDL, Tool Command Language (TCL)
2mo
Save
Mark Applied
Hide
Exploitation Specialist
Aberdeen, Maryland, United States
$90k-$190k/yr OnsiteFull Time
3+ YOEActive Top Secret clearance (SCI eligible), BS in relevant engineering discipline, 3+ years related experience, hardware reverse engineering, EM/VFI techniques, bench equipment proficiency, micro-soldering, embedded systems and firmware analysis, Python and IDA Pro/Ghidra experience.
oscilloscopes, signal generators, power analyzers, multimeters, ChipWhisperer, Riscure, Python, IDA Pro, Ghidra, SPI, I2C, UART, JTAG, FPGA, ASIC
3mo
Save
Mark Applied
Hide
CNO Software Engineer
Annapolis Junction, Maryland, United States
$113k-$257k/yr HybridFull Time
8+ YOE8+ years in software development (C/C++, Golang, JavaScript, Python or Ruby), embedded systems, vulnerability analysis, network protocols, Linux, Git, scripting, TS/SCI with polygraph, BS in CS/CE/EE/Math/Physics.
C/C++, Golang, JavaScript, Python, Ruby, Linux, Git, Wireshark, tshark, BASH, FPGA, ASIC
3w
Save
Mark Applied
Hide
Senior Electronics & Computer Hardware Engineer – Autonomous Systems
Fort Belvoir, Virginia, United States
$161k-$251k/yr OnsiteFull Time
10+ YOEBachelor's in EE/CE or related (Master's preferred), 10+ years hardware engineering experience focused on autonomous systems, experience with navigation sensors, RF/telemetry, PCB lifecycle, MIL-STD familiarity, US citizen with active Top Secret/SCI.
GPS/GNSS, IMUs, LiDAR, radar, electro-optical/infrared (EO/IR), RF systems, data links, embedded communication interfaces, FPGA, ASIC, MIL-STD-461, MIL-STD-810