1mo
Save
Mark Applied
Hide
CAD Engineer
Santa Clara or Pleasanton
$28-$30/hr OnsiteFull Time, Contract
3+ YOEBachelor's degree (or equivalent experience), 3+ years CAD experience, SolidWorks proficiency, PDM/EPDM experience, GD&T knowledge, ability to update and revise engineering drawings based on manufacturing feedback.
SolidWorks, SolidWorks PDM, PDM, EPDM
3mo
Save
Mark Applied
Hide
IC CAD Engineer
Irvine or San Diego or San Jose
$127k-$226k/yr OnsiteFull Time
10+ YOEMaster in Electrical Engineering or Computer Science with 10 years of EDA experience; expertise in Cadence and other CAD tools; programming and layout skills; US work authorization.
Cadence Skill, Perl, Unix Shell, Virtuoso Studio 25.1, Cadence Maestro, Spectre, Virtuoso Layout, Quantus QRC, Voltus-XFi/EMIR, EMX, Synopsys Hspice, Primesim, StarRC, Quickcap, Mentor Calibre/PERC
2mo
Save
Mark Applied
Hide
Senior CAD Engineer
Santa Clara, California, United States
$168k-$311k/yr OnsiteFull Time
8+ YOEBS in CS/CE/EE or equivalent experience, 8+ years relevant experience, expertise with Cadence System Capture and SPB Allegro, Cadence SKILL or CAD-level programming, Python and TCL, DBs (Oracle/MySQL/MongoDB), Windows/Linux automation, strong communication.
Cadence System Capture, SPB Allegro Layout, Cadence SKILL, Windows, Linux, Oracle, MySQL, MongoDB, Python, TCL, JIRA, Confluence, Git, CI, Perforce, JavaScript, TypeScript, NodeJS
3mo
Save
Mark Applied
Hide
CAD Engineer - Custom EMIR Methodology
Austin or Beaverton or San Diego or Sunnyvale
HybridFull Time
10+ YOEBS + 10 years of relevant experience; expert in power/signal EM and/or IR analysis; CAD/EDA flows; scripting languages.
Python, Perl, C/C++, EM/IR analysis tools, CAD tools
2mo
Save
Mark Applied
Hide
Senior CAD Engineer
Santa Clara, California, United States
OnsiteFull Time
8+ YOEBS CS/CE/EE or related field; 8+ years; experience with EDA/ECAD Cadence System Capture and SPB Allegro Layout; Cadence SKILL or CAD programming; system design; OS automation; databases; Python and TCL; good communication.
Cadence System Capture, SPB Allegro, Cadence SKILL, Python, TCL, Windows, Linux, Oracle, MySQL, MongoDB, JavaScript, TypeScript, NodeJS, JIRA, Confluence, Git, CI, Perforce
2w
Save
Mark Applied
Hide
Junior Mechanical CAD Engineer / Designer
San Jose, California, United States
OnsiteFull Time
Master's in Mechanical Engineering, strong 3D CAD and CAM knowledge (NX or Onshape a plus), understanding of CNC and metal production processes, hands-on assembly experience, and materials/process knowledge.
NX, Onshape, CAM
3w
Save
Mark Applied
Hide
IC CAD Engineer
San Jose or Austin
$124k-$213k/yr HybridFull Time
Bachelor's or Master's in Computer/Electrical Engineering, strong experience with Cadence Virtuoso, LEF and Calibre flows, proficiency in Cadence SKILL and Perl, AI agent integration experience preferred, strong communication and problem-solving skills.
Cadence Virtuoso, LEF, Calibre, Calibre PDK, Claude Code, Cadence SKILL, Perl
1w
Save
Mark Applied
Hide
Verification CAD Engineer
Milpitas, California, United States
$160k-$265k/yr HybridFull Time
7+ YOEB.S./M.S. in EE/CE/CS,7+ years design verification experience,expert SystemVerilog/UVM and SVA/CDV,advanced Python and Shell skills,Linux and regression farm experience (LSF/NC/Slurm),familiarity with Cadence verification tools.
SystemVerilog, UVM, SVA, Python, Shell, Perl, Xcelium, SimVision, vManager, Verissium, Linux, LSF, NC, Slurm
2mo
Save
Mark Applied
Hide
Principal Engineer, CAD
Santa Clara, California, United States
$165k-$227k/yr OnsiteFull Time
7+ YOEBA/BS in Electrical Engineering, Computer Science; 7+ years analog/digital CMOS CAD support; expert in CAD tools and workflows.
Cadence Virtuoso Schematic Editor, Cadence Layout Suite, Spectre, Spectre-RF, Multi-Mode Simulator, Physical Layout tools, Assura, PVS, Pegasus, Innovus, Tempus, Siemens Analog Fast-Spice, Questa, Parasitic CALIBRE PVS, XRC, Synopsys Design Compiler, VCS, SpyGlass, DFII SKILL, PERL, MATLAB, Tcl/Tk, C, C++, Python, Linux
2mo
Save
Mark Applied
Hide
CPU Integration CAD Engineer
Santa Clara or Austin
$167k-$251k/yr OnsiteFull Time
2+ YOEBachelor's in EE/CE/CS + 4+ years (or Master's 3+ / PhD 2+) required; Python and Tcl proficiency; experience developing/integrating implementation flows, PNR/Innovus, PDV/Calibre, automation, and advanced nodes (5nm or smaller).
Python, Tcl, PNR, Innovus, Calibre
3mo
Save
Mark Applied
Hide
PLM/CAD Administrator
Emeryville or Santa Clara
$45-$60/hr HybridFull Time
3+ YOEEngineering background; 3-6 years CAD/PLM administration; strong documentation; Onshape experience; ASME Y14 knowledge.
Onshape, Arena, CAD, Documentation
2mo
Save
Mark Applied
Hide
Senior Staff Physical Verification CAD engineer
Santa Clara, California, United States
$128k-$191k/yr OnsiteFull Time
5+ YOEBachelor’s or Master with 5-10 years in CAD/EDA; strong Cadence, Synopsys, Mentor; Calibre; ICV; RTL to physical flow; scripting (Tcl, Python).
Cadence, Synopsys, Mentor Graphics, Tcl, Python, Perl, ICV, Calibre
2w
Save
Mark Applied
Hide
Senior Staff Engineer, Physical Implementation CAD Lead
Austin or San Jose
$180k-$297k/yr OnsiteFull Time
11+ YOE11+ years physical design/CAD experience (or equivalent with advanced degree); expertise in P&R flows, timing, power optimization, Cadence/Synopsys toolsets, physical verification, sub-5nm challenges; scripting with Python/Tcl/shell; strong collaboration and mentoring skills.
Cadence, Synopsys, Calibre, ICV, Python, Tcl, shell
4d
Save
Mark Applied
Hide
TRA CAD Technician
Tracy, California, United States
$32-$37/hr OnsiteFull Time
2+ YOEDevelop and revise AutoCAD drawings, maintain Autodesk Vault and engineering documentation, perform field verification, HS diploma required, assoc. degree preferred, ~2 years related experience, must be 18 and English proficient.
AutoCAD, Inventor, Autodesk Vault, Microsoft Office
1mo
Save
Mark Applied
Hide
CAD/EDA Manager
San Jose or Austin or San Mateo
$220k-$255k/yr OnsiteFull Time
8+ YOE8+ years in analog/mixed-signal IC CAD/EDA engineering, B.S./M.S. in EE/CE, expertise with Cadence Virtuoso, Spectre, Calibre, PDK integration (TSMC N3P/N2P), SKILL/Tcl/Python scripting, Linux/HPC, and EDA license management.
Cadence Virtuoso, Spectre, Spectre X, Mentor Calibre, Synopsys IC Validator, SKILL, Tcl, Python, Perl, shell, Git, Vault, ClearCase, LSF, FlexLM, RLM, OpenAccess, Virtuoso Layout Suite XL, Virtuoso RF, EMIR, Voltus, RedHawk, SOS, JIRA, Confluence, Linux, Unix, HPC
1mo
Save
Mark Applied
Hide
CAD Drafter (CA, Salida)
Salida, California, United States
$25-$38/hr OnsiteFull Time
1+ YOE1–8 years parametric 3D modeling experience; proficiency in SOLIDWORKS, AutoCAD, and Microsoft Office; mechanical aptitude; ability to lift up to 25 lbs; strong communication and attention to detail.
SOLIDWORKS, AutoCAD, Microsoft Office
2mo
Save
Mark Applied
Hide
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
Bay Area, California, United States
OnsiteFull Time
15+ YOE15+ years ASIC CAD, design methodology, and physical design; multi-node, multi-foundry platform deployments; R2G across major nodes; UPF/CPF flows; clocking and chiplet/2.5D methods.
EDA tools, RTL-to-GDSII
2w
Save
Mark Applied
Hide
IT & CAD Infrastructure Engineer, Video Silicon IP
San Jose, California, United States
OnsiteFull Time
3+ YOEManage chip design environment, user accounts, storage, version control, compute clusters, install EDA tools, provide IT support; Bachelor's in CS/Electronics; 3+ years IT experience preferred; Linux and Python proficiency.
VNC, ETX, IDM, FreeIPA, AD, NetApp, ZFS, GitLab, SVN, SOS, LSF, OpenLava, EDA, Linux, UNIX, Python
1mo
Save
Mark Applied
Hide
Digital HW Engineer 4
Sunnyvale, California, United States
$120k-$171k/yr HybridFull Time
5+ YOE5+ years high-speed analog & mixed-signal IC CAD experience; expert with Cadence Virtuoso/ADE, Spectre, Mentor Calibre, SKILL; PDK installation/support, FlexLM, Unix/Linux; strong problem solving and IC layout/flow knowledge.
Cadence Virtuoso, Cadence ADE, Cadence Composer, Cadence Spectre, Virtuoso AMS, Mentor Calibre, Skill, FlexLM, Unix, Linux, Perforce, Ocean, PDK, EPDA
1w
Save
Mark Applied
Hide
Senior Design Engineer (CAD & Methodology)
San Jose, California, United States
OnsiteFull Time
Master's degree in EE/CE/CS, deep EDA and physical design expertise, proficiency with Cadence Innovus or OpenROAD, Cadence ADE, and scripting in TCL/Python/BASH/C/C++, plus ASIC/bitcoin domain knowledge.
EDA, Cadence ADE, Cadence Innovus, OpenROAD, TCL, Python, BASH, C, C++
Explore Jobs