156 design lead jobs at 69 companies in Newman, CA
1mo
Save
Mark Applied
Hide
Senior Design Technologist, Design Foundation
San Jose, California, United States
$122k-$288k/yr OnsiteFull Time
Senior design technologist with extensive design-engineering experience, strong React and JavaScript skills, Figma plugin/prototyping experience, AI/ML tool familiarity, and ability to lead cross-functional projects.
React, JavaScript, Figma, GitHub
1mo
Save
Mark Applied
Hide
Director, Design
San Jose, California, United States
$225k-$300k/yr HybridFull Time
15+ YOE15+ Mgmt15+ years leading cross-functional design teams, strong hiring and talent management, resource planning, design judgment, coaching, and ability to improve team effectiveness in fast-moving, ambiguous environments.
2mo
Save
Mark Applied
Hide
Lead Design Engineer
San Jose, California, United States
$115k-$213k/yr OnsiteFull Time
4+ YOELead DDR validation, testing, data analysis, and cross-team collaboration; 4+ years (M.Tech) or 6+ years (B.Tech) in relevant field.
Python, JIRA, DDR5, LPDDR5, HBM4, GDDR7, DDR interfaces
2mo
Save
Mark Applied
Hide
Group Product Design Manager, Brand Intelligence
San Francisco or San Jose
$155k-$294k/yr OnsiteFull Time
5+ Mgmt5+ years leading design teams in matrixed organizations; experience with 0→1 product work, AI/ML or enterprise platforms; systems thinking; familiarity with creative workflows and brand systems; strong cross-functional influence and communication.
Adobe Acrobat Studio, Adobe Express, Adobe Firefly, Creative Cloud, Adobe Experience Platform, Adobe Experience Manager, GenStudio
2mo
Save
Mark Applied
Hide
Airframe Design Lead, Fuselage
San Jose, California, United States
$173k-$216k/yr OnsiteFull Time
10+ YOE10+ years in lightweight structures; Bachelor's in Engineering; strong CAD; FAA Part 23 knowledge; experience with composites; manufacturing of composite parts.
NX, SolidWorks, Catia, Creo, FiberSim
1mo
Save
Mark Applied
Hide
Physical Design Technical Lead
San Jose, California, United States
$210k-$299k/yr OnsiteFull Time
15+ YOE4+ MgmtMaster's in EE/CE plus 15+ years physical design experience, 4+ years technical lead experience, hands-on tapeout ownership, expertise with Synopsys/Cadence toolchains, STA, power/EMIR, UPF/CPF, Tcl/Python scripting, and ML/AI-driven physical-design workflows.
Synopsys Fusion Compiler, Cadence Innovus, Synopsys PrimeTime, Ansys RedHawk, Cadence Voltus, Mentor Calibre, Cadence PVS, Synopsys DSO.ai, Fusion Compiler AI, Cadence Cerebrus, Tcl, Python, Perl
1w
Save
Mark Applied
Hide
Tech Lead Design Engineer
San Jose, California, United States
$133k-$185k/yr OnsiteFull Time
5+ YOEBachelor’s degree in electrical or computer engineering, 5+ years of digital design experience, full-chip tapeout experience, and proficiency in Verilog/SystemVerilog, RTL, synthesis, timing closure, CDC, lint, and low-power design.
Verilog, SystemVerilog, PCIe, CXL, Ethernet, NVLink, UALink, COSMOS, UCIe, BIST
3w
Save
Mark Applied
Hide
Design Verification Lead
San Jose, California, United States
$200k-$300k/yr HybridFull Time
10+ YOEMinimum 10 years UVM design verification experience; Bachelor's or Master's in EE/CE/CS or related; expertise in SystemVerilog/Verilog, UVM, high-speed protocol verification (PCIe, CXL, Ethernet); scripting with Python/Perl; technical leadership and mentoring.
UVM, SystemVerilog, Verilog, PCIe, CXL, Ethernet, Python, Perl, HLS
2mo
Save
Mark Applied
Hide
Hardware Design Engineer Technical Lead
San Jose, California, United States
$169k-$241k/yr OnsiteFull Time
8+ YOEBachelor's in Electrical/Computer Engineering or Telecommunications with 8+ years, or Master's with 6+ years, or PhD with 3+ years in system level development; experience in high-speed board design, schematics/layout, bring-up, and software porting.
Verilog HDL, VHDL, Python, Tcl, PCB design, Schematic capture, FPGA design, PCIe, I2C, SPI
1mo
Save
Mark Applied
Hide
Design Director
San Jose, California, United States
$142k-$233k/yr RemoteFull Time
10+ YOE10+ years leading brand and marketing design, strong design-systems and people-leadership experience, portfolio required, experience with agency collaboration and data-informed creative, comfortable with AI-enabled workflows.
1mo
Save
Mark Applied
Hide
Lead ASIC Design Engineer
San Jose, California, United States
$144k-$230k/yr OnsiteFull Time
12+ YOE12+ years ASIC/SoC digital design experience, BS/MS in EE/CE, expert SystemVerilog/Verilog, front-end EDA tool fluency, proven tape-out history, US work authorization, strong communication and mentoring skills.
SystemVerilog, Verilog, SDC, CDC, Design Compiler, Genus, PrimeTime, Tempus, Lint, SpyGlass, JasperGold CDC, Synopsys, Cadence, Python, Tcl, Perl
1mo
Save
Mark Applied
Hide
Lead Design Engineer - Active Clearance Required
Livermore, California, United States
$176k-$267k/yr OnsiteFull Time
Active DOE Q or Top Secret clearance with SCI access at hire, Bachelor’s in Mechanical Engineering or equivalent, advanced mechanical design/FEA/manufacturing/testing experience, project leadership and multidisciplinary collaboration.
FEA
1w
Save
Mark Applied
Hide
Physical Design - SOC Top Lead
San Jose or Pittsburgh or Austin
$200k-$250k/yr OnsiteFull Time
8+ YOEEnd-to-end SOC top ownership including full-chip integration, timing closure, power/PDN analysis, physical verification, SI, clock/reset, DFT, package co-design, and tapeout readiness; advanced degree in EE and extensive PD experience.
Innovus, ICC2, Tempus, PrimeTime, RedHawk, Calibre, Voltus, TCL, shell, python
3w
Save
Mark Applied
Hide
Strategic Product Design, VPG Health & Fitness
San Jose, California, United States
OnsiteFull Time
Experience leading strategic product design for consumer health, wellbeing, or fitness products; ability to translate ambiguous opportunities into product direction and lead cross-functional teams.
3mo
Save
Mark Applied
Hide
Sr Cell Design Engineer
San Jose, California, United States
$128k-$192k/yr OnsiteFull Time
3+ YOELead pouch cell design and manufacturing scale-up; strong CAD/PLM skills; battery design expertise; cross-functional collaboration.
SolidWorks, PLM, Python, R, MATLAB, Excel
4w
Save
Mark Applied
Hide
System Design Engineer
Milpitas, California, United States
$118k-$200k/yr OnsiteFull Time
0+ YOEDesign and develop multi-disciplinary semiconductor inspection systems; lead integration, testing, troubleshooting, and provide field/manufacturing support; doctorate/master/bachelor with commensurate experience.
3w
Save
Mark Applied
Hide
Staff Engineer, Mechanical Design
San Jose, California, United States
$135k-$185k/yr OnsiteFull Time
10+ YOE10+ years mechanical engineering experience in electromechanical hardware design, proficiency with 3D MCAD and PDM, thermal and EMC design experience, ability to lead projects and mentor engineers.
Creo, Windchill PDM, Allegro, ECAD, MCAD, IDF
3w
Save
Mark Applied
Hide
Non-Volatile Memory Design Architecture Lead
San Jose, California, United States
$176k-$322k/yr OnsiteFull Time
15+ YOE15+ years non-volatile memory design experience, BS/MS/PhD in Electrical Engineering, familiarity with NAND Flash, circuit simulation and extraction flows, and semiconductor reliability analysis.
XA, hspice, hsim, finesim, StarRC, Calibre
3w
Save
Mark Applied
Hide
Non-Volatile Memory Design Architecture Lead
San Jose, California, United States
$176k-$322k/yr OnsiteFull Time
15+ YOE15+ years in non-volatile memory design, BS/MS/PhD in Electrical Engineering, NAND Flash expertise, circuit simulator experience (XA,hspice,hsim,finesim), reliability and parasitic extraction knowledge.
XA, hspice, hsim, finesim, StarRC, Calibre
1mo
Save
Mark Applied
Hide
Lead Product Designer
San Jose or Draper
$141k-$199k/yr HybridFull Time
8+ years product design experience owning end-to-end, systems thinking, B2B/fintech, AI-enabled UX, strong communication and product strategy influence.
Explore Jobs