40 design verification engineer jobs at 10 companies in Forest Grove, OR
1mo
Save
Mark Applied
Hide
Design Verification Engineer
Raleigh or Hillsboro or Austin or Mountain View or Redmond
$102k-$202k/yr HybridFull Time, Contract
1+ YOEMaster's+1 or Bachelor's+2 years technical engineering experience (or equivalent); verification of silicon/IP using UVM/System Verilog/Formal; Python scripting; knowledge of CHI/AMBA/PCIe/CXL preferred; pass Microsoft Cloud Background Check and export-control screening.
UVM, Formal, System Verilog, Python
2mo
Save
Mark Applied
Hide
SoC Physical Design Verification Engineer
Beaverton, Oregon, United States
OnsiteFull Time
Experience with physical verification of system-on-chip (SoC) designs and contributing to the design and manufacture of high-performance, power-efficient processors.
3mo
Save
Mark Applied
Hide
Senior Engineer Design Verification Engineering
Beaverton, Oregon, United States
$119k-$163k/yr HybridFull Time
2+ YOEMaster's in CS/CE/EE or related field with 2 years in design verification; or Bachelor's with 4 years, plus strong scripting and verification experience.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Perl, Python, scripting
1mo
Save
Mark Applied
Hide
Integrated Circuit Design Verification Engineer
Vancouver, Washington, United States
$173k-$259k/yr OnsiteFull Time
10+ YOE10+ years ASIC design verification experience; strong UVM/SystemVerilog skills; Siemens Questa; develop UVM/assertion testbenches, functional and code coverage, scripting/automation in Linux.
UVM, SystemVerilog, Siemens Questa, TCL, Make, Perl, Python, Shell, Linux
1mo
Save
Mark Applied
Hide
Mixed Signal Design Verification Engineer
Hillsboro, Oregon, United States
$142k-$200k/yr HybridFull Time
2+ YOEBachelor's in EE/CE/CS with 3+ years or Master's with 2+ years; digital logic and VHDL/Verilog/System Verilog experience; testbench development (OVM/UVM); strong debug skills.
VHDL, Verilog, System Verilog, OVM, UVM
2w
Save
Mark Applied
Hide
Design Verifciation Principal Engineer
Hillsboro, Oregon, United States
$127k-$237k/yr HybridFull Time
10+ YOEBachelor's in EE/CS, 10+ years in design verification, SystemVerilog/Verilog RTL fluency, HDL testbench experience, DDR familiarity preferred; Python and TCL scripting experience preferred.
System Verilog, Verilog, Python, TCL
2w
Save
Mark Applied
Hide
Analog ASIC Design Engineer
Boulder or Louisville or Beaverton
HybridFull Time
5+ YOEBSEE or MSEE in EE, 5+ years analog/mixed‑signal IC design experience, ASIC design and verification tool proficiency, RF and layout experience, lab characterization, strong communication and collaboration skills.
Ansys HFSS, Cadence EMX
2mo
Save
Mark Applied
Hide
Senior Applications Engineer - Emulation
Austin or San Diego or Costa Mesa or Wilsonville
$167k-$334k/yr HybridFull Time
5+ YOE5+ years in design/verification/emulation and prototyping of electronics chips and systems; BS or MS in EE, CE, CS or related fields.
Emulation platforms (Veloce, Palladium, Zebu), SystemVerilog, Verilog, VHDL, SystemC, C, C++, Perl, Python, XML, JSON
1mo
Save
Mark Applied
Hide
Senior Electrical Engineer
Fremont or Salem or Pittsburgh
$174k-$226k/yr HybridFull Time
7+ YOEBachelor's degree in EE (Master's preferred), 7+ years electrical design experience, Altium expertise, PCB design and verification, embedded controls, high-speed signaling, power electronics, prototyping, and strong collaboration skills. U.S. work authorization required.
Altium, Jira
3w
Save
Mark Applied
Hide
Project Manager
Austin or Hillsboro or Boise
$115k-$140k/yr HybridFull Time
Project manager for design-build advanced technology projects; bachelor's in engineering preferred; PMP desired; experience with Deltek Vantagepoint, Microsoft Project or Primavera P6; ability to perform field verifications and lead cross-cultural teams.
Deltek Vantagepoint, Microsoft Project, Primavera P6, vibe-coding platforms, AI Large Language Models
Explore Jobs