9 design verification engineer jobs at 6 companies in Front Royal, VA
3w
Save
Mark Applied
Hide
FPGA Verification Engineer, Bespoke Solutions
Jessup or Arlington or Herndon
$136k-$184k/yr OnsiteFull Time
4+ YOERequires US citizenship and active TS/SCI clearance; Bachelor's in electrical/communications engineering; 3+ years design and 4+ years verification experience with SystemVerilog/UVM; FPGA/ASIC verification experience.
SystemVerilog, UVM, Xilinx Vivado, AMD Vivado, Synopsys VCS, Cadence Xcelium, SystemVerilog Assertions (SVA)
2d
Save
Mark Applied
Hide
Principal Engineer - FPGA/ASIC Design
Reston or Washington, D.C. or Indianapolis or West Lafayette
$152k-$247k/yr HybridFull Time
5+ YOEBachelor's with 5+ years, master's with 3+ years, or PhD in electronics or computer engineering; U.S. citizenship required. FPGA/ASIC, RTL, VHDL/Verilog/SystemVerilog and verification experience required.
FPGA, ASIC, DO-254, VHDL, Verilog, SystemVerilog, TCL, Python, Shell, Windows, Linux, Git, SVN, Actel, Xilinx, MATLAB, Simulink, Cameo Systems Modeler, MagicDraw, SysML, ILA, JTAG, Microsoft Excel
3w
Save
Mark Applied
Hide
Artificial Intelligence / Machine Learning Lead Verification and Validation Engineer
State College or Reston
$140k-$266k/yr OnsiteFull Time
14+ YOEBachelor's in CS/Data Science/Engineering, extensive experience designing/managing data curation, annotation, and IV&V workflows for AI/ML; Python and SQL proficiency; experience with annotation tools and data versioning; U.S. citizenship and clearance eligibility.
Python, SQL, CVAT, Label Studio, DVC, LakeFS, Docker, Kubernetes, AWS, Azure
2d
Save
Mark Applied
Hide
Principal Engineer - FPGA/ASIC Design
Reston, Virginia, United States
$152k-$247k/yr HybridFull Time
5+ YOEBachelor's degree plus 5+ years, master's plus 3+ years, or PhD in electronics or computer engineering; U.S. citizenship required. FPGA/ASIC, RTL, verification, timing closure, and development tool experience required.
FPGA, ASIC, VHDL, Verilog, SystemVerilog, MATLAB, Simulink, Cameo Systems Modeler, MagicDraw, TCL, Python, Shell, Windows, Linux, Git, SVN, JTAG, ILA, DO-254, SysML, Actel, Xilinx, oscilloscopes, logic analyzers
3mo
Save
Mark Applied
Hide
RF Engineer
Chantilly, Virginia, United States
OnsiteFull Time
12+ YOETS/SCI with polygraph, BS in Engineering or technical field, 12+ years experience in radar RF design and testing; on-site at Chantilly, US.
Radar, RF Design, System Testing, Verification
3w
Save
Mark Applied
Hide
Staff/Senior Mechanical Engineer
Manassas, Virginia, United States
$93k-$126k/yr OnsiteFull Time
5+ YOEBachelor's degree in engineering and minimum 5 years relevant experience; mechanical system design, integration, verification, CAD (NX) proficiency, engineering analyses, and strong communication skills.
NX
3mo
Save
Mark Applied
Hide
FPGA Engineer (VA, Reston )
Reston, Virginia, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Design, develop, test, and maintain FPGA IP cores and FPGA-based systems for hardware security; RTL/C/C++, Python, VHDL/Verilog; simulation, verification, system integration; verification tools and toolchains.
RTL, C/C++, Python, VHDL, Verilog, Tcl, Vivado, GHDL, Questa, Quartus Prime, Xilinx, Versal, Agilex, AXI, ACE, Avalon, IP core, cocotb, pyuvm
1w
Save
Mark Applied
Hide
Security Hardware Engineer, Infrastructure Security
Herndon, Virginia, United States
$117k-$160k/yr OnsiteFull Time
4+ YOERequires 4+ years in mechanical engineering or equivalent experience, prototyping, hardware troubleshooting, functional specifications, design verification plans, and functional test procedures. Physical security experience preferred.
1mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Fairfax, Virginia, United States
$76k-$141k/yr OnsiteFull Time
4+ YOEBachelor's in EE/CE (or MS) and 6+ years (4+ with MS) experience in FPGA RTL design, timing closure, simulation/verification, Vivado/VHDL/SystemVerilog experience, lab bring‑up, and high‑speed interface integration.
Xilinx, Zynq Ultrascale+ MPSoC, Zynq Ultrascale+ RFSoC, Versal ACAP, Versal AI Engines, Vivado Design Suite, Vivado IP Integrator, Vivado HW Debugger, Chipscope, SmartDebug, Libero, Git, Modelsim, Questasim, Aldec, UVVM, UVM, OVM, VHDL, SystemVerilog, MATLAB, Simulink, Linux, C, C++