22 design verification engineer jobs at 17 companies in Paramus, NJ
1mo
Save
Mark Applied
Hide
Senior Design Verification Engineer
Tempe or Independence or Arizona or Ohio or San Jose or New York City
$142k-$224k/yr HybridFull Time
8+ YOE8+ years design verification experience with UVM and testbench development; Bachelor's in EE/CE or related; experience with Questa/Xcelium/VCS; AI/agentic DV experience preferred; US citizenship and ability to obtain Secret clearance; travel up to 10%.
UVM, SystemVerilog, VHDL, Verilog, Questa, Xcelium, VCS, Jira
1mo
Save
Mark Applied
Hide
Integrated Circuit Design Verification Engineer
Vancouver or Washington or California or New York City
$147k-$259k/yr OnsiteFull Time
10+ YOE10+ years of ASIC design verification experience, BSEE or MSEE (or equivalent), strong UVM/SystemVerilog skills, Siemens Questa experience, scripting (TCL/Make/Perl/Python/Shell), and excellent communication.
UVM, SystemVerilog, Siemens Questa, TCL, Make, Perl, Python, Shell, Linux
1mo
Save
Mark Applied
Hide
Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
San Diego or Nashua or Austin or Totowa or California or New Hampshire or Texas or New Jersey or United States
$130k-$222k/yr OnsiteFull Time
8+ YOEBachelor's degree with 8+ years (or equivalent experience); eligible for Secret clearance; experience with SystemVerilog/UVM/OVM and/or VHDL, Mentor Questa or Cadence tools; FPGA/ASIC verification, test plan development, and strong communication.
SystemVerilog, UVM, OVM, VHDL, Mentor Questa, Cadence, Perl, Python, C++, Java, Git, Jira, BitBucket, Matlab, Simulink
1mo
Save
Mark Applied
Hide
Design Verification Engineering Lead - Silicon One
San Jose or New York City or New York or Washington or Illinois or United States or Canada
$211k-$305k/yr OnsiteFull Time
5+ YOEDegree plus extensive ASIC DV experience (Bachelors+12/Masters+8/PhD+5), recent Verilog/SystemVerilog/UVM experience, scripting (Perl or Python), ASIC verification, emulation and bring-up experience.
Verilog, SystemVerilog, UVM, Perl, Python, Linux, C, C++, Veloce, Palladium, Zebu, HAPS, Jasper Gold, Cursor, Codex, CoPilot, P4
3w
Save
Mark Applied
Hide
Mechanical Design Engineer
Madison, New Jersey, United States
HybridFull Time
2+ YOEBachelor's in Mechanical Engineering, 2+ years mechanical design experience, proficiency in CAD (SolidWorks preferred), experience with design verification/testing, and ability to work in regulated medical device environments.
CAD, SolidWorks
1mo
Save
Mark Applied
Hide
RTL Design Engineer
New York City or Palo Alto or London
$205k-$285k/yr HybridFull Time
Production SystemVerilog RTL experience, verification with UVM/cocotb/formal, taped-out silicon, ASIC/SoC design background, simulation and timing collaboration experience.
SystemVerilog, UVM, cocotb, formal, Chipyard, OpenTitan, CVA6, RISC-V
2mo
Save
Mark Applied
Hide
Senior Engineer, Digital Design Engineering
Somerset, New Jersey, United States
$127k-$175k/yr HybridFull Time
2+ YOEMaster’s degree in Electrical/Electronic/Computer Engineering or related field; 2+ years in digital design/mixed-signal verification; experience with RTL, Verilog/SystemVerilog, and ASIC/FPGA design flows.
Verilog, SystemVerilog, Cadence, Synthesis, CDC, Verifications tools
1w
Save
Mark Applied
Hide
Principal Engineer - Design
Hauppauge, New York, United States
$75k-$232k/yr OnsiteFull Time
10+ YOEBachelor's in Electrical Engineering or equivalent,10+ years relevant experience,Verilog/System Verilog proficiency,experience with Ethernet/USB/PCIe and ASIC design/verification,strong problem solving and communication skills.
Verilog, System Verilog, Xilinx FPGA
2w
Save
Mark Applied
Hide
Sr. Analog IC Design Engineer - IVR Architecture Team (Remote)
New York, New York, United States
$135k-$170k/yr HybridFull Time
MSEE with analog design experience; strong control theory, switching converter, CMOS analog, custom IC flows; experience with high-frequency IVR design, verification, and bench validation; proficiency in listed EDA tools and languages.
Cadence Virtuoso, LVS, DRC, SPICE, parasitic extraction, electromagnetics simulators, Verilog, Verilog-AMS, Python, Perl, Tcl, Cadence Skill, MATLAB
3w
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
2mo
Save
Mark Applied
Hide
Associate Principal Scientist, Combination Product Design Verification (Associate Director Equivalent)
Rahway, New Jersey, United States
$142k-$224k/yr OnsiteFull Time
8+ YOEBS +8y or MS +5y or PhD +3y in Mechanical Engineering with leadership in design verification for drug-device combos; cross-functional leadership; regulatory knowledge
Solidworks, Instron, Zwick, XRCT, Keyence, TA Instrument, 3D CAD, machining, 3D printing, ISO 11608, ISO 11040, ISO 80369, ISO 13485, ISO 14971, ISO 10993, ISTA 3A/B, ASTM F1886, ASTM D4169, ASTM F1980
1mo
Save
Mark Applied
Hide
Engineer,Quality
Turtle Creek or Edison
OnsiteFull Time
Bachelor's in engineering required; quality engineering or new product development experience preferred. Responsibilities include root cause analysis, FMEA, verification/validation testing, supplier qualification, audits, and design control documentation.
2d
Save
Mark Applied
Hide
ASIC Engineer
New York City, New York, United States
$250k-$300k/yr OnsiteFull Time
4+ YOE4+ years RTL design and verification experience; ASIC design using Synopsys or Cadence flows; experience in front-end, back-end or verification; FPGA/ASIC familiarity; programming experience (Python, C++, Java, Haskell); willingness to learn OCaml.
Hardcaml, OCaml, Synopsys, Cadence, Python, C++, Java, Haskell
2w
Save
Mark Applied
Hide
Digital Engineer V
Huntsville or Exeter or Plainview or Hauppauge or Colorado Springs or Colorado
$150k-$200k/yr OnsiteFull Time
10+ YOEBachelor's in Electrical or Computer Engineering, minimum 10 years experience in digital hardware design, expertise in FPGA and high-speed interfaces, signal/power integrity, schematic capture, and hardware verification.
Siemens DXDesigner, Altium Designer, Hyperlynx SI/PI
1mo
Save
Mark Applied
Hide
FPGA Engineer
Amsterdam or Chicago or London or New York City or Singapore
OnsiteFull Time
Professional FPGA/ASIC design and verification experience; SystemVerilog/Verilog/VHDL and C++; familiarity with EDA tools and scripting (TCL, Python, Bash); university degree in EE/CS/CE or related.
SystemVerilog, Verilog, VHDL, C++, TCL, Python, Bash, EDA
3w
Save
Mark Applied
Hide
Two Sigma Securities, Hardware Engineer
New York City, New York, United States
$165k-$300k/yr HybridFull Time
1+ YOEMinimum 1 year RTL design and verification experience, proficiency in SystemVerilog and Python, FPGA/ASIC knowledge, timing analysis, network protocol familiarity; C++ is a plus.
SystemVerilog, Python, FPGA, ASIC, C++
2mo
Save
Mark Applied
Hide
Staff Product Engineer- Mechanical
Trumbull, Connecticut, United States
OnsiteFull Time
8+ YOEBS with 8+ years (or MS with 5+ years) in medical device product development; mechanical/biomedical engineering experience; CAD (Creo/SolidWorks), GD&T, DFM, DFSS, FEA/CFD, lab prototyping, verification/validation and regulatory design control experience.
Creo, SolidWorks, GD&T, FEA, CFD
Explore Jobs