37 design verification engineer jobs at 11 companies in Scappoose, OR
1mo
Save
Mark Applied
Hide
Design Verification Engineer
Raleigh or Hillsboro or Austin or Mountain View or Redmond
$102k-$202k/yr HybridFull Time, Contract
1+ YOEMaster's+1 or Bachelor's+2 years technical engineering experience (or equivalent); verification of silicon/IP using UVM/System Verilog/Formal; Python scripting; knowledge of CHI/AMBA/PCIe/CXL preferred; pass Microsoft Cloud Background Check and export-control screening.
UVM, Formal, System Verilog, Python
3mo
Save
Mark Applied
Hide
SoC Physical Design Verification Engineer
Beaverton, Oregon, United States
OnsiteFull Time
Experience with physical verification of system-on-chip (SoC) designs and contributing to the design and manufacture of high-performance, power-efficient processors.
3mo
Save
Mark Applied
Hide
Senior Engineer Design Verification Engineering
Beaverton, Oregon, United States
$119k-$163k/yr HybridFull Time
2+ YOEMaster's in CS/CE/EE or related field with 2 years in design verification; or Bachelor's with 4 years, plus strong scripting and verification experience.
SystemVerilog, UVM, Cadence Xcelium, Synopsys VCS, Perl, Python, scripting
1mo
Save
Mark Applied
Hide
Integrated Circuit Design Verification Engineer
Vancouver or Washington or California or New York City
$147k-$259k/yr OnsiteFull Time
10+ YOE10+ years of ASIC design verification experience, BSEE or MSEE (or equivalent), strong UVM/SystemVerilog skills, Siemens Questa experience, scripting (TCL/Make/Perl/Python/Shell), and excellent communication.
UVM, SystemVerilog, Siemens Questa, TCL, Make, Perl, Python, Shell, Linux
3w
Save
Mark Applied
Hide
Design Verifciation Principal Engineer
Hillsboro, Oregon, United States
$127k-$237k/yr HybridFull Time
10+ YOEBachelor's in EE/CS, 10+ years in design verification, SystemVerilog/Verilog RTL fluency, HDL testbench experience, DDR familiarity preferred; Python and TCL scripting experience preferred.
System Verilog, Verilog, Python, TCL
1mo
Save
Mark Applied
Hide
SoC Verification Engineer
Austin or Santa Clara or Hillsboro
$142k-$200k/yr HybridFull Time
3+ YOE3+ years SoC design verification experience (4+ with bachelor's) with OVM/UVM, AMBA protocols, UVM testbench creation, debugging, and test planning; bachelor's or master's in EE/CE/CS or related.
OVM, UVM, CHI, AXI, AHB, APB, VIP, emulation models, system simulation tools
1w
Save
Mark Applied
Hide
CPU Design Methodology Engineer
Hillsboro or Austin or Arizona or Santa Clara
$168k-$311k/yr OnsiteFull Time
8+ YOEMaster's in computer or electrical engineering or equivalent experience; 8+ years in chip design focused on SoC integration and design automation; RTL, verification, scripting, synthesis, and physical design experience.
Verilog, Universal Verification Methodology (UVM), SystemVerilog, Perl, Python
1w
Save
Mark Applied
Hide
CPU Design Methodology Engineer
Hillsboro or Austin or Santa Clara or Arizona
$168k-$311k/yr HybridFull Time
8+ YOEMaster's in computer or electrical engineering or equivalent experience; 8+ years in chip design focused on SoC integration and design automation; RTL, verification, scripting, analytical, and problem-solving skills required.
Verilog, UVM, SystemVerilog, Perl, Python
3w
Save
Mark Applied
Hide
Analog ASIC Design Engineer
Boulder or Louisville or Beaverton
HybridFull Time
5+ YOEBSEE or MSEE in EE, 5+ years analog/mixed‑signal IC design experience, ASIC design and verification tool proficiency, RF and layout experience, lab characterization, strong communication and collaboration skills.
Ansys HFSS, Cadence EMX
2mo
Save
Mark Applied
Hide
Senior Applications Engineer - Emulation
Austin or San Diego or Costa Mesa or Wilsonville
$167k-$334k/yr HybridFull Time
5+ YOE5+ years in design/verification/emulation and prototyping of electronics chips and systems; BS or MS in EE, CE, CS or related fields.
Emulation platforms (Veloce, Palladium, Zebu), SystemVerilog, Verilog, VHDL, SystemC, C, C++, Perl, Python, XML, JSON
2mo
Save
Mark Applied
Hide
3D Memory Chip Architect and Design, Principal Engineer
Hillsboro, Oregon, United States
$192k-$288k/yr OnsiteFull Time
6+ YOEMaster's/PhD preferred; 6+ years (PhD) / 7+ years (Master's) / 8+ years (Bachelor's) ASIC design/verification/validation/integration experience; knowledge of memory and compute architectures, AI models, and performance modeling; proficiency in C/C++/Python/Perl.
Phyton, C, C++, Perl, Python, HBM, DRAM
1mo
Save
Mark Applied
Hide
Project Manager
Austin or Hillsboro or Boise
$115k-$140k/yr HybridFull Time
Project manager for design-build advanced technology projects; bachelor's in engineering preferred; PMP desired; experience with Deltek Vantagepoint, Microsoft Project or Primavera P6; ability to perform field verifications and lead cross-cultural teams.
Deltek Vantagepoint, Microsoft Project, Primavera P6, vibe-coding platforms, AI Large Language Models
Explore Jobs