6 dft engineer jobs at 4 companies in Fall River, MA

4d
Save
Mark Applied
Hide
Sr. Design for Test (DFT) Engineer
Toronto or Mountain View or Boston
HybridFull Time
Lightmatter
Lightmatter: Develops photonic processors and interconnects for AI data centers
13+ YOEBachelor's in Electrical Engineering, 13+ years DFT experience on ASICs, 2+ tapeouts, experience with DFT CAD/ATPG, Python/TCL scripting, post-silicon bring-up and ATE interfacing.
Python, TCL, SystemVerilog, ATPG, ATE
4d
Save
Mark Applied
Hide
Sr. Design for Test (DFT) Engineer
Mountain View or Boston or Toronto
$164k-$185k/yr HybridFull Time
Lightmatter
Lightmatter: Develops photonic processors and interconnects for AI data centers
5+ YOEBachelor's in EE/CE,5+ years DFT experience for advanced ASICs,pre- and post-silicon validation,Python/TCL scripting,Verilog,knowledge of scan/ATPG/MBIST/JTAG and commercial EDA DFT tools.
Python, TCL, Verilog, ATPG, MBIST, JTAG, ATE
4d
Save
Mark Applied
Hide
Sr. Design for Test (DFT) Engineer
Boston or Mountain View or Toronto
$154k-$218k/yr HybridFull Time
Lightmatter
Lightmatter: Develops photonic processors and interconnects for AI data centers
5+ YOEBachelor's in EE/CE,5+ years DFT experience for advanced ASICs,pre-/post-silicon validation,Python/TCL scripting,Verilog,ATPG/MBIST/JTAG expertise,commercial EDA DFT tool experience.
Python, TCL, Verilog, ATPG, MBIST, JTAG, Boundary Scan, ATE
2w
Save
Mark Applied
Hide
Senior Manufacturing Engineer
Cambridge, Massachusetts, United States
$202k-$270k/yr OnsiteFull Time
Walden Robotics
Walden Robotics: Builds general-purpose robots and develops hardware and processes to enable scalable robotic systems.
8+ YOE8+ years manufacturing/process engineering experience delivering electromechanical products; DFx, NPI, quality systems, GD&T, tolerance and BOM experience required.
DFx, DFM, DFA, DFT, FAI, PPAP, SPC, FMEA, CAPA, GD&T, BOM
4d
Save
Mark Applied
Hide
Principal Technical Engineer 3rd Party IP Engineer
Morrisville or Austin or New York or Burlington or Westborough or Boise
$152k-$225k/yr OnsiteFull Time
Marvell
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
3+ YOEBachelor’s in CS/EE with 5-10 years or Master/PhD with 3-5 years; deep DDR/LPDDR/GDDR/HBM/eMMC interface knowledge, ASIC design flow experience, 3rd-party IP management, project and customer communication skills.
DDR, LPDDR, GDDR, HBM, eMMC, logic synthesis, physical design, timing, DRC/LVS, Formal verification, Design-For-Test, DFT
1w
Save
Mark Applied
Hide
Research Associate - Chemical and Biological Engineering
Medford, Massachusetts, United States
OnsiteFull Time
Tufts University
Tufts University: Private research university providing higher education and academic research.
3+ YOEPhD and ≥3 years postdoctoral experience, strong DFT background (light-matter and solid-liquid interfaces), publication record, excellent communication; Python and AI/ML experience preferred.
Python