3 formal verification engineer jobs at 1 company in Portland, OR
1mo
Save
Mark Applied
Hide
Formal Design Verification Engineer
Raleigh or Austin or Hillsboro or Mountain View or Redmond
$120k-$235k/yr HybridFull Time
1+ YOEDegree in EE/CS or equivalent plus technical engineering experience; formal verification, protocol and IP verification experience; ability to pass Microsoft Cloud Background Check and export-control screening.
Coherent Hub Interface (CHI), Advanced Microcontroller Bus Architecture (AMBA), PCIe, CXL, Universal Verification Methodology (UVM), System Verilog Test Bench (SVTB), Python
1mo
Save
Mark Applied
Hide
Design Verification Engineer
Raleigh or Hillsboro or Austin or Mountain View or Redmond
$102k-$202k/yr HybridFull Time, Contract
1+ YOEMaster's+1 or Bachelor's+2 years technical engineering experience (or equivalent); verification of silicon/IP using UVM/System Verilog/Formal; Python scripting; knowledge of CHI/AMBA/PCIe/CXL preferred; pass Microsoft Cloud Background Check and export-control screening.
UVM, Formal, System Verilog, Python
3d
Save
Mark Applied
Hide
Design Verification Engineer - DDR Memory Subsystem
Raleigh or Austin or Hillsboro or Mountain View
$102k-$202k/yr HybridFull Time
1+ YOEMaster's degree plus 1+ year or bachelor's degree plus 2+ years in engineering or computer science; experience with hardware verification, UVM, formal verification, simulations, coverage, and technical scripting.
Universal Verification Methodology (UVM), Python, SystemVerilog Test Bench (SVTB), Coherent Hub Interface (CHI), Advanced Microcontroller Bus Architecture (AMBA), PCIe, CXL