1mo
Save
Mark Applied
Hide
FPGA Engineer
El Segundo or Los Angeles or Washington or San Francisco or Seattle or London
$160k-$225k/yr OnsiteFull Time
5+ YOEBachelor's in a relevant field, 5+ years FPGA RTL design experience, Verilog/SystemVerilog, AXI protocols, Vivado and SoC FPGA experience, Bash/Python scripting, U.S. Person required.
Verilog, SystemVerilog, AXI4, AXI4-Lite, AXI4-Stream, Vivado Design Suite, Zynq, Ultrascale, Ultrascale+, Versal, TCP, UDP, IP, I2C, JTAG, UART, SPI, CAN, Bash, Python, Simulink, MATLAB, C, C++, SystemC, Chisel, VHDL, git, Bitbucket CI, Jenkins
2mo
Save
Mark Applied
Hide
FPGA Design Engineer
Irvine, California, United States
$100k-$140k/yr OnsiteFull Time
2+ YOEBS in EE or CS with 2+ years FPGA design; Xilinx FPGAs, SoCs, Vivado; TCL or Python; U.S. Person; background check and drug test.
Xilinx FPGAs, Vivado IDE, Tcl, Python, MATLAB, FPGA Design
1d
Save
Mark Applied
Hide
Sr. FPGA Engineer II
Long Beach, California, United States
$143k-$215k/yr OnsiteFull Time
8+ YOEBachelor's in engineering,8+ years FPGA firmware development,proficiency in VHDL,experience with Xilinx/Microchip devices,ability to develop and verify FPGA designs,US citizenship eligibility required.
VHDL, Xilinx, Microchip, UVM, VUnit, GIT, JIRA, GigE, PCIe, SPI, UART, I2C
1w
Save
Mark Applied
Hide
Senior FPGA Engineer
Playa Vista, California, United States
$137k-$193k/yr OnsiteFull Time
5+ YOEBachelor's degree in EE/CE/Physics, 5+ years FPGA design experience, strong VHDL/Verilog/SystemVerilog skills, familiarity with FPGA toolchains, high-speed interfaces, MATLAB/Python/C/C++, and lab test equipment; ability to obtain Top Secret clearance.
VHDL, Verilog, SystemVerilog, Xilinx, AMD, Intel/Altera, MATLAB/Simulink, Python, C, C++, JESD204, PCIe, Ethernet, SPI, UART, logic analyzer, oscilloscope, spectrum analyzer
1mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Hawthorne or El Segundo or Los Angeles
$160k-$250k/yr OnsiteFull Time
8+ YOEBachelor’s in CE/EE/CS, 8+ years FPGA development with SystemVerilog or VHDL, familiarity with Xilinx Vivado/Vitis, experience with high-speed I/O and board bring-up, strong timing and RTL skills.
SystemVerilog, VHDL, Xilinx Vivado, Vitis, Xilinx Zynq Ultrascale+ MPSoC, C/C++, embedded Linux
3w
Save
Mark Applied
Hide
Senior FPGA Engineer
Long Beach, California, United States
$148k-$222k/yr OnsiteFull Time
5+ YOEBachelors in EE/Computer Eng or related; 5+ years FPGA development and high-speed digital systems experience in mission-critical applications; RTL/verification/synthesis/timing expertise; cross-functional collaboration skills.
VHDL, Verilog, SystemVerilog, SpinalHDL, Chisel, Vitis, SystemC, Simulink, RISC-V, AMD Xilinx, Intel, Microchip, CI/CD
2w
Save
Mark Applied
Hide
Staff FPGA Engineer, EW
Costa Mesa, California, United States
$220k-$292k/yr OnsiteFull Time
Design and verify FPGA/DSP modules on AMD/Xilinx SoC/FPGA platforms; experience with HDL (VHDL/Verilog), high-speed digital interfaces (PCIe, JESD, Aurora), Linux development, Git and CI/CD; eligible for U.S. Secret clearance; mentoring experience.
AMD, Xilinx, VHDL, Verilog, Linux, Git, TCL, CI/HITL, PCIE, JESD, Aurora, AMD AIE
2mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Torrance, California, United States
$143k-$176k/yr OnsiteFull Time
5+ YOE5+ years FPGA design, verification, and testing; embedded processing experience; RF application knowledge.
Vivado, Quartus, Matlab, Simulink, HDL Coder, UVM, SystemVerilog, AXI, AXI-Stream, Embedded Linux
4d
Save
Mark Applied
Hide
Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA (Level 3/4)
Manhattan Beach, California, United States
$125k-$235k/yr OnsiteFull Time
5+ YOEActive SCI clearance required; Bachelor's/Master's/PhD in STEM with 5–8+ years engineering experience depending on level; FPGA, PCB/CCA design and electronics test experience required.
FPGA, PCB, CCA, Analog/RF
2mo
Save
Mark Applied
Hide
Engineer/ Principal Engineer Software - FPGA Developer
El Segundo, California, United States
$92k-$138k/yr OnsiteFull Time
0+ YOESTEM degree required (B.S./M.S./Ph.D. combinations accepted with varying experience), ability to obtain Secret clearance, FPGA development experience including simulation, place-and-route, lab/SIL integration, and FPGA-SoC integration.
2w
Save
Mark Applied
Hide
FPGA Design Engineer
Long Beach, California, United States
$135k-$225k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE,5+ years FPGA development with AMD/Xilinx platforms,expertise with Vivado/Vitis and HDL,experience with PCIe/Ethernet/SerDes,hardware/software integration and production bring-up.
Xilinx Vivado, Vitis, Vivado ILA, VIO, Git, Python, TCL, ModelSim, Vivado Simulator, PetaLinux
3w
Save
Mark Applied
Hide
FPGA Electrical Engineer III
Altadena, California, United States
$131k-$183k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
5+ YOEBS in Electrical/Computer Engineering, 5+ years hardware development across product lifecycle, SystemVerilog/Verilog proficiency, SoC and FPGA experience, knowledge of timing, AXI/AHB, synthesis, simulation, and avionics integration.
SystemVerilog, Verilog, Microchip Libero, Python, Linux shell scripting, Windows shell scripting, assembly language, C, C++, MATLAB, Simulink, SPICE, Altium, AXI, AHB
3mo
Save
Mark Applied
Hide
Senior/Principal FPGA Design Engineer
Calabasas or Burnaby or Austin
$139k-$232k/yr OnsiteFull Time
8+ YOEBachelors or Masters in EE/CE; 8+ years in FPGA; strong VHDL/SystemVerilog; excellent communication; team leadership potential.
VHDL, SystemVerilog, Ethernet, PCIe, Interlaken, DDR5, RLDRAM3, SerDes, Tcl, Perl, Python
1mo
Save
Mark Applied
Hide
Staff FPGA Design Engineer
Irvine, California, United States
$150k-$190k/yr OnsiteFull Time
8+ YOEBachelor's in EE/CE, 8+ years FPGA RTL architecture/development/verification, strong SystemVerilog or VHDL skills, experience with Microship Polarfire/AMD Zynq/Versal/Ultrascale, verification methodologies, Git, Python/Tcl/Bash, C/C++ on Linux, and eligibility for DoD security clearance.
SystemVerilog, VHDL, Microship Polarfire, AMD Zynq US+, Versal, AMD Ultrascale, Vivado, Mentor Modelsim/Questasim, AXI, PCIe, DDR4, DDR5, JESD204B, JESD204C, 100Gb ethernet, SPI, I2C, UART, CAN FD, LVDS, Git, Python, Tcl, Bash, Linux, C/C++
3mo
Save
Mark Applied
Hide
Senior/Principal FPGA Design Engineer
Calabasas or Burnaby or Austin
$139k-$232k/yr RemoteFull Time
8+ YOE8+ years FPGA design experience; BSc/MSc in EE or CE; strong VHDL/SystemVerilog; knowledge of Ethernet, SerDes, DDR5; leadership and mentoring skills.
VHDL, SystemVerilog, Tcl, Perl, Python, Ethernet, PCIe, Interlaken, DDR5, RLDRAM3, SerDes
1mo
Save
Mark Applied
Hide
Principal FPGA / RTL Design Engineer - Signal Processing
Los Angeles or Irvine
$175k-$225k/yr HybridFull Time
10+ YOEBS in ECE/CS or related; 10+ yrs RTL/FPGA design or 6+ yrs with PhD; Xilinx FPGAs, Vivado; fixed-point DSP; US person.
Xilinx FPGAs, Vivado IDE, Fixed-point arithmetic, Digital Signal Processing, MATLAB, Python, Perl
1mo
Save
Mark Applied
Hide
FPGA Verification Engineer II
El Segundo, California, United States
$118k-$142k/yr OnsiteFull Time
2+ YOEBS/MS in CS/EE/CE, 2+ years verification and automation experience, proficiency with VHDL/Verilog/SystemVerilog, UVM/UVMf, DPI-C, TLM, QEMU, VIP, Linux, MATLAB/Python, and Xilinx tools; CI and regression experience.
VHDL, Verilog, SystemVerilog, C, C++, SystemC, UVM, UVMf, DPI-C, TLM, Formal CDC, QEMU, QEMU-RP, VIP, MATLAB, Python, Linux, Xilinx
2mo
Save
Mark Applied
Hide
ASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal
El Segundo or Huntington Beach
$86k-$171k/yr OnsiteFull Time
Bachelor's in engineering or related field; experience in ASIC/FPGA verification; SystemVerilog/UVM; Linux; testbenches; code coverage; waveform tools; SVN/Git.
SystemVerilog, UVM, SystemVerilog Assertions, Linux, Python, Make, Perl, Git, SVN, Waveform tools, Palladium, JESD204C, PCIe
2mo
Save
Mark Applied
Hide
ASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal
El Segundo or Huntington Beach
OnsiteFull Time
5+ YOEBachelor's degree in engineering or related field; experience in ASIC/FPGA verification; SystemVerilog/UVM; HDL proficiency; testbenches, coverage models, and regression testing experience.
SystemVerilog, UVM, HDL, Verilog, Python, Make, Perl, Git, SV Assertions
2w
Save
Mark Applied
Hide
FPGA Verification Engineer, Air Dominance and Strike (Fastwater Staffing)
Costa Mesa, California, United States
RemoteFull Time
2+ YOEBachelor's in EE/CE, 2+ years FPGA/ASIC verification, proficient in SystemVerilog/UVM/SVA, experience with industry simulators, Git and Linux, eligible for U.S. Secret clearance.
SystemVerilog, UVM, SVA, Questa, VCS, Xcelium, Vivado, Git, Linux, SVUnit, Python, Tcl, Makefile, Nix
Explore Jobs
Expand Your Job Search
Top Cities Near Arcadia for Fpga Engineer
- Fpga Engineer jobs in Los Angeles, CA
- Fpga Engineer jobs in Long Beach, CA
- Fpga Engineer jobs in Anaheim, CA
- Fpga Engineer jobs in Santa Ana, CA
- Fpga Engineer jobs in Riverside, CA
- Fpga Engineer jobs in Irvine, CA
- Fpga Engineer jobs in San Bernardino, CA
- Fpga Engineer jobs in Fontana, CA
- Fpga Engineer jobs in Moreno Valley, CA
- Fpga Engineer jobs in Huntington Beach, CA
- Fpga Engineer jobs in Glendale, CA
- Fpga Engineer jobs in Santa Clarita, CA
- Fpga Engineer jobs in Garden Grove, CA
- Fpga Engineer jobs in Rancho Cucamonga, CA
- Fpga Engineer jobs in Ontario, CA
- Fpga Engineer jobs in Corona, CA
- Fpga Engineer jobs in Lancaster, CA
- Fpga Engineer jobs in Palmdale, CA
- Fpga Engineer jobs in Pomona, CA
- Fpga Engineer jobs in Torrance, CA