42 fpga engineer jobs at 8 companies in Superior, AZ
2mo
Save
Mark Applied
Hide
FPGA Engineer (Space)
Tempe, Arizona, United States
$133k-$210k/yr OnsiteFull Time
6+ YOEBachelor's in Electrical/Computer Engineering; 6+ years FPGA design; SystemVerilog/VHDL; RTL design; lab/test experience; US citizenship; travel up to 10%
Verilog, SystemVerilog, VHDL, Xilinx Vivado, Quartus, Synplify, MATLAB
1mo
Save
Mark Applied
Hide
FPGA Engineer (Space)
Tempe, Arizona, United States
$105k-$165k/yr OnsiteFull Time
2+ YOEBachelor in EE/CE,2+ years FPGA experience,proficiency in SystemVerilog/VHDL,ability to read schematics,US citizenship required,ability to travel up to 10%.
Xilinx Vivado, Verilog, System Verilog, VHDL, AMD/Xilinx ISE/Vivado, Intel/Altera Quartus, Siemens/Mentor Graphics, Synopsys Synplify, TCL, Perl, Python, Linux, GitHub, Matlab, logic analyzer, spectrum analyzer, DMM, SERDES, DDR2/3/4, LVDS, Copilot, Claud Code
2w
Save
Mark Applied
Hide
FPGA Digital Engineer - 2
Chandler, Arizona, United States
$87k-$131k/yr OnsiteFull Time
2+ YOEBachelor's in EE/CE plus 2 years (or Master's), ability to obtain DoD Secret clearance, FPGA (VHDL/Verilog) experience, Vivado and simulation tool familiarity, and digital interface verification experience.
VHDL, Verilog, AMD Xilinx FPGAs, Vivado IDE, Questa, ModelSim, Vitis Unified IDE, C, C++, OSVVM, UVM
2w
Save
Mark Applied
Hide
FPGA Digital Engineer - 2
Chandler, Arizona, United States
$87k-$131k/yr OnsiteFull Time
2+ YOEBachelor's in EE/CE or related with 2 years experience (or Master's); ability to obtain DoD Secret clearance; FPGA design experience (VHDL/Verilog), Vivado, simulation and verification skills; familiarity with Xilinx devices and digital interfaces.
Vivado IDE, Questa/ModelSim, Vitis Unified IDE, AMD Xilinx FPGAs and SoCs, VHDL, Verilog, C, C++, OSVVM, UVM
2mo
Save
Mark Applied
Hide
Advanced ASIC FPGA Engineer- (Sign-on Bonus Available)
Scottsdale, Arizona, United States
$123k-$136k/yr HybridFull Time
5+ YOEBachelor's in Electrical/Computer Engineering (or related) with 5+ years experience (or Master's+3), U.S. citizenship, ability to obtain TS/SCI, proficiency in VHDL/Verilog, scripting (Tcl/Python/Perl), and ASIC/FPGA design and verification.
Microsoft Office, VHDL, Verilog, Tcl, Python, Perl, Xilinx, Microchip, ISE, Vivado, Libero, Precision, Synplify, QuestaSim, UVM, Questa CDC, Oscilloscope, Logic Analyzer, ChipScope, SystemVerilog, SVA, OVM
1mo
Save
Mark Applied
Hide
Applications Engineer - FPGA Prototyping
San Diego or Austin or Boulder or Costa Mesa or Pasadena or Tempe or Wilsonville or Fremont
$167k-$334k/yr HybridFull Time
5+ YOE5+ years in design/verification/FPGA/ASIC or similar; BS/MS in EE/CE/CS; active experience with SystemVerilog/Verilog/VHDL, FPGA tools, scripting, simulation and customer-facing technical support.
SystemVerilog, Verilog, VHDL, SystemC, C/C++, Perl, Python, XML, JSON, proFPGA, HAPS, Xilinx Vivado, Altera Quartus, Questa, Incisive, VCS, OVM, UVM
1w
Save
Mark Applied
Hide
Technical Staff Engineer - Design (FPGA Fabric)
San Jose or Chandler
$91k-$232k/yr OnsiteFull Time
12+ YOEBachelor's degree and 12+ years in custom FPGA fabric or memory circuit design. Requires SPICE, EDA, scripting, Verilog, simulation, yield, reliability, power, and cross-functional design expertise.
SPICE, Verilog, Solido, Monte Carlo
1mo
Save
Mark Applied
Hide
Mixed-Signal Engineer
Tempe or San Francisco or Phoenix
$130k-$170k/yr HybridFull Time
4+ YOEBS/MS in EE,4+ years mixed-signal hardware design,high-speed PCB and analog fundamentals,lab experience with oscilloscopes and analyzers,and experience interfacing data converters to FPGAs.
Altium, Cadence Allegro, JESD204, SerDes, VHDL, Verilog, SystemVerilog, Xilinx, AMD, Intel, oscilloscope, spectrum analyzer, network analyzer
3w
Save
Mark Applied
Hide
Lead, Digital Design Engineer (41438)
Londonderry or Tempe
OnsiteFull Time
9+ YOE9+ years firmware/FPGA (VHDL/Verilog) experience, experience with image/video processing, EM interfaces, test equipment, and translating system into firmware requirements.
VHDL, Verilog, Microchip, Xilinx, Altera (Intel), OrCAD, PSpice, Cadence Allegro, Git, Jira, Jenkins, DOORS, ModelSim, Oscilloscope, Logic Analyzer, Spectrum Analyzer
4d
Save
Mark Applied
Hide
Principal PCB - Package co-design Architect
Chandler, Arizona, United States
$250k-$338k/yr HybridFull Time
Deep SoC and embedded compute expertise; high-speed I/O, PCB and package co-design, SI/PI, EDA tools, fabrication, routing, manufacturability, and cross-functional architecture experience required.
PCIe, LPDDR5, LPDDR6, CSI, DSI, FPGA, PMIC, Cadence OrCAD, Cadence Allegro, ANSYS, Siemens EDA
Explore Jobs