10 ic design jobs at 7 companies in Denver, CO
1mo
Save
Mark Applied
Hide
Principal Engineer, Digital IC Design and Architecture
Beaverton or Centennial
$157k-$227k/yr OnsiteFull Time
7+ YOEMaster’s degree in EE or equivalent with 7+ years (PhD with 4+ years acceptable). Expertise in Verilog/SystemVerilog, SerDes and high-speed digital architecture, silicon bring-up, timing and power analysis.
Verilog, SystemVerilog, Matlab
1mo
Save
Mark Applied
Hide
Principal IC SoC Integration and Design Engineer
Mendota Heights or Fort Collins or Broomfield
$129k-$207k/yr OnsiteFull Time
10+ YOEBachelor's (EE/CE/CS) +12 yrs or Master's +10 yrs; expertise in Verilog/VHDL/SystemVerilog, AMBA, high-speed SERDES/DRAM interfaces, physical implementation and timing closure; strong communication and collaboration; US work authorization required.
AMBA, UART, DRAM, SERDES, Verilog, VHDL, SystemVerilog
1w
Save
Mark Applied
Hide
3D-IC Application Engineer
Austin or Boulder or Fremont or San Diego or Santa Clara or Wilsonville
$125k-$251k/yr HybridFull Time
4+ YOEMSEE/BSEE and 4+ years of design experience with advanced IC package or interposer layout. Requires package design tools, scripting, Windows/Linux, and strong presentation and customer skills.
Innovator 3D IC Layout, Innovator3D IC Integrator, Xpedition, Calibre, HyperLynx, Cadence APD/SiP, Siemens XSI/i3DI, Cadence OrbitIO/ISP, Synopsys 3DIC Compiler, Microsoft Excel, TSMC InFO, CoWoS, Intel EMIB, Foveros, ASE FoCUS, Amkor SWIFT, Samsung I/H/X-Cube, Verilog, LEF/DEF, GDS, OASIS, Sigrity, SIWave, ADS, Microsoft Word, Microsoft PowerPoint, VBS, Python, Tcl, Perl, Windows, Linux
1w
Save
Mark Applied
Hide
Analog ASIC Design Engineer
Boulder or Beaverton
$149k-$277k/yr OnsiteFull Time
5+ YOEBSEE/MSEE and 5+ years analog/mixed-signal IC design experience, proficiency with ASIC design tools, layout and RF analysis, strong communication, willingness to travel domestically, must be a U.S. Person.
Ansys HFSS, Cadence EMX
1w
Save
Mark Applied
Hide
Analog ASIC Design Engineer
Boulder or Louisville or Beaverton
HybridFull Time
5+ YOEBSEE or MSEE in EE, 5+ years analog/mixed‑signal IC design experience, ASIC design and verification tool proficiency, RF and layout experience, lab characterization, strong communication and collaboration skills.
Ansys HFSS, Cadence EMX
2d
Save
Mark Applied
Hide
Staff Layout Design Engineer
Raleigh or Sacramento or Austin or Denver or Tallahassee
$144k-$188k/yr OnsiteFull Time
10+ YOERequires an associate degree in electronic or IC layout CAD and 10+ years of IC layout experience, with analog/RF layout, floorplanning, Cadence and Mentor tools, and LVS troubleshooting skills.
Cadence Virtuoso XL, Calibre, Cadence, Mentor Verification tools, LVS, CMOS, SOI, PDK
2d
Save
Mark Applied
Hide
Staff Layout Design Engineer
Raleigh or Sacramento or Tallahassee or Denver or Austin
$144k-$188k/yr OnsiteFull Time
10+ YOEAssociate degree in electronic or IC layout CAD or related field and 10+ years of IC layout experience. Requires analog layout, floorplanning, Cadence and Mentor tools, LVS troubleshooting, and teamwork skills.
Cadence Virtuoso XL, Mentor Calibre, Cadence, Mentor, CMOS, SOI, PDK, LVS
1w
Save
Mark Applied
Hide
Senior Dam Safety Engineer - FERC IC
Denver or United States
$165k-$250k/yr RemoteFull Time
15+ YOEPE license, B.S. in civil/structural/geotechnical engineering, 15+ years consulting experience with FERC Part 12D and dam safety, experience as IC/CDSE or eligibility, PFMA/L2RA experience, and familiarity with dam design software.
AutoCAD, GeoStudio (SLOPE/W), AllPile, Rocscience, HEC-RAS
2mo
Save
Mark Applied
Hide
Senior Data Scientist Engineer (TS/SCI with CI Polygraph)
Aurora, Colorado, United States
OnsiteFull Time
10+ YOE10-15 years designing, training, and deploying ML models for DoD/IC; lead technical teams or enterprise AI initiatives.
TensorFlow, PyTorch, Scikit-learn, XGBoost, Spark, Ray, Dask, MLflow, Docker, SHAP, LIME, Jupyter Notebooks, Git, Confluence
1mo
Save
Mark Applied
Hide
Mid-Level Data Scientist Engineer (TS/SCI with CI Polygraph)
Aurora, Colorado, United States
$135k-$155k/yr OnsiteFull Time
5+ YOETS/SCI with CI Polygraph required; 5+ years designing, training, and deploying ML models in DoD/IC; Bachelor's in quantitative field (or equivalent); experience leading technical teams and production ML systems.
TensorFlow, PyTorch, Scikit-learn, XGBoost, Spark, Ray, Dask, MLflow, DVC, Docker, SHAP, LIME, Jupyter Notebooks, Git, Confluence