33 ic design jobs at 14 companies in Queen Creek, AZ
2mo
Save
Mark Applied
Hide
Principal Power IC Design Engineer
Chandler, Arizona, United States
OnsiteFull Time
8+ YOEMSEE (10+ yrs) or PhD (8+ yrs) power IC design experience; transistor-level design of power management circuits; experience with BCD/HV-CMOS, control-loop design; proficiency with Cadence Virtuoso and Spectre/APS; leadership from concept to silicon.
Cadence Virtuoso, Spectre/APS
2mo
Save
Mark Applied
Hide
Senior Technical Staff Engineer – IC Analog Design
Chandler, Arizona, United States
OnsiteFull Time
12+ YOESenior IC analog design engineer with 12+ years, DAC/ADC expertise, CMOS design, lab testing, Cadence tools, scripting.
Cadence Virtuoso, Cadence Spectre, MATLAB, Python, Tcl
2mo
Save
Mark Applied
Hide
Senior Design Lead (122083)
Chandler or Hillsboro
OnsiteContract
10+ YOEBachelor's or Master's in Electrical/Electronics Engineering; ~10+ years IC packaging/package design for senior level (4–6+ years mid); hands-on experience with Siemens (Mentor) Xpedition or Cadence Allegro/APD, physical/substrate design, SI/PI-aware design, DFM and design rule compliance.
Siemens (Mentor) Xpedition (XPD), Cadence Allegro, Advanced Package Designer (APD / SiP)
5d
Save
Mark Applied
Hide
Analog Design Engineer
Phoenix or Hillsboro or Chandler
$122k-$173k/yr OnsiteFull Time
2+ YOEBachelor's degree plus 3+ years or master's degree plus 2+ years in circuit design; knowledge of analog IC design, circuit simulation, signal and power integrity, layout, and Cadence tools.
SPICE, Cadence, Synopsys, LTspice, Cadence analog IC design tools, Python, MATLAB
1mo
Save
Mark Applied
Hide
Staff Analog Design Engineer
Chandler, Arizona, United States
HybridFull Time
8+ YOETypically 8+ years analog/mixed-signal IC design experience; Bachelor's in electrical/electronics engineering; strong technical leadership, mentoring, circuit design, simulation, verification, lab evaluation, and customer-facing skills.
1d
Save
Mark Applied
Hide
Staff RFIC Design Engineer
Apopka or Greensboro or Hillsboro or Bend or Richardson or Hiawatha or San Jose or Chelmsford or Chandler
$144k-$188k/yr OnsiteFull Time
6+ YOEBSEE required and MSEE preferred in RF design, with 6+ years of switch/RF IC design experience, expertise in Cadence, Agilent ADS, HFSS, RF measurements, front-end modules, and remote engineering support.
HFSS, Cadence, Advanced Design System (ADS), Momentum, Vector Network Analyzer (VNA), spectrum analyzers
1mo
Save
Mark Applied
Hide
Manager, Analog Design Engineering
Phoenix, Arizona, United States
OnsiteFull Time
20+ YOEBSEE or MSEE and 20+ years experience in precision analog/mixed-signal IC design, transistor-level and low-power design, ability to translate system requirements, product development experience, and strong communication and leadership skills.
1mo
Save
Mark Applied
Hide
Analog Design Engineer
Scottsdale or Chandler or Phoenix
$134k-$168k/yr OnsiteFull Time
10+ YOEBachelor's in Electronic Engineering, 10+ years analog IC design experience, proficiency with Cadence Virtuoso and Mentor Graphics, EM/ESD awareness, bench testing skills, scripting (SKILL/Perl/Python/TCL) a plus, strong communication.
Cadence Virtuoso, Mentor Graphics, SKILL, Perl, Python, TCL
1w
Save
Mark Applied
Hide
Sr Digital Design Engineer
Chandler, Arizona, United States
OnsiteFull Time
10+ YOEM.S. in electrical, computer, or related engineering; 10+ years in digital IC design; Verilog/SystemVerilog, EDA tools, synthesis, timing analysis, verification, UVM, and technical leadership experience.
Verilog, SystemVerilog, UVM, Cadence, Synopsys, Siemens EDA
3mo
Save
Mark Applied
Hide
Sr. MTS, Power Module Design
Scottsdale or San Jose
OnsiteFull Time
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
15+ YOEMasters in Electrical/Electronic/Mechatronics or related field; 15+ years in power semiconductors/electronics; 5+ years in power module design; ECAD/MCAD tools; strong leadership; English fluent; director-equivalent IC role.
ECAD (PSpice, SIMetrix, Ansys EM, Ansys CFD), MCAD (SolidWorks, PTC Creo), Power Semiconductors, Power Module Design
1w
Save
Mark Applied
Hide
Senior Principal Mixed Signal Design Engineer (Hybrid)
Goleta or Phoenix
$146k-$277k/yr HybridFull Time
10+ YOESTEM degree with 10+ years of relevant experience or advanced degree with 7+ years; requires mixed-signal ASIC/ROIC, CMOS IC design, semiconductor processing, simulation, layout, testing, and team leadership experience.
Cadence, Mentor Graphics, MATLAB, Python, UNIX, SystemVerilog, Verilog-AMS, Conformal, Innovus, RTL
1w
Save
Mark Applied
Hide
Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging
Tempe or Austin or Cupertino
$136k-$213k/yr OnsiteFull Time
5+ YOEBachelor's degree in electrical engineering or related field and 5+ years of IC package layout and physical design experience. Requires package layout tools, advanced packaging, DFM, and physical verification expertise.
Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, Python, Perl, ARM, TCL, Skill, Ravel, DRC
6h
Save
Mark Applied
Hide
Electrical Engineering Co-Op- ASU
Chandler or United States
OnsiteMultiple Commitments Available
Current engineering student pursuing a bachelor's degree, with interest in transistor-level analog design and coursework in analog IC, RF/microwave circuits, semiconductors, and electromagnetism.
Cadence Virtuoso, SiGe, RF-CMOS, LNA, PA, VGA, VCO, PLL, ADC, DAC, CDR, soldering iron, voltmeters, oscilloscopes
6h
Save
Mark Applied
Hide
Electrical Engineering Co-Op- ASU
Chandler, Arizona, United States
$22/hr OnsiteMultiple Commitments Available
Current Electrical Engineering bachelor's student with coursework in analog IC, RF and microwave circuits, semiconductors, and electromagnetism; interest in transistor-level analog design.
Cadence Virtuoso, soldering iron, voltmeters, oscilloscopes
6h
Save
Mark Applied
Hide
Electrical Engineering Co-Op- ASU
Chandler, Arizona, United States
$22/hr OnsiteMultiple Commitments Available
Currently enrolled in an Electrical Engineering bachelor's program or related field; coursework in analog IC, RF and microwave circuits, semiconductors, and electromagnetism; interest in transistor-level analog design.
Cadence Virtuoso, soldering iron, voltmeters, oscilloscopes
2mo
Save
Mark Applied
Hide
Analog Mixed Signal Modeling Engineer (UL - 02)
Austin or Chandler or Greensboro
HybridFull Time
Master's in EE/Computer Eng required. Experience in mixed-signal product development, analog IC design, SystemVerilog RNM, AMS simulators, verification methodologies, and strong analytical and communication skills.
SystemVerilog Real Number Modeling (SV-RNM), Verilog AMS, AMS simulators, System Verilog Assertions, PSL Assertions, Perforce, GIT, UVM, Simulink, Simscape, Python
1mo
Save
Mark Applied
Hide
R&D Engineer Hardware 4
Chandler, Arizona, United States
$110k-$176k/yr OnsiteFull Time
6+ YOEMSEE or PhD preferred, 6+ years industry experience, expertise in mixed-signal/analog IC design, Cadence Virtuoso, SPICE simulators, Verilog, Synopsys Liberty, Python; silicon validation and documentation experience.
Cadence Virtuoso, ADE, Spectre, Hspice, Finesim, Verilog, Synopsys Liberty, Python