Pacific Grove • 50 milesRemote · Hybrid · Onsite · Field · All Environments
Pacific Grove • 50 milesRemote · Hybrid · Onsite · Field · All Environments
Pacific Grove • 50 milesRemote · Hybrid · Onsite · Field · All Environments
Pacific Grove • 50 milesRemote · Hybrid · Onsite · Field · All Environments
46 interconnection engineer jobs at 22 companies in Pacific Grove, CA
2mo
Save
Mark Applied
Hide
SoC QoS/Fabric Performance Engineer, Platform Architecture
Cupertino, California, United States
OnsiteFull Time
Experienced SoC performance engineer to develop on-chip interconnect and memory QoS features, collaborating with hardware and software teams to shape SoC architecture.
1mo
Save
Mark Applied
Hide
Lead Photonics System Engineer
San Jose, California, United States
$232k-$348k/yr HybridFull Time
Seasoned photonic systems engineer with experience specifying, designing, validating, and ramping integrated optical interconnect products; strong communication and cross-functional collaboration; bachelor's or master's preferred.
MSA, IEEE, OCI, QSFP, OSFP, CMIS, TDECQ, SerDes, SI/PI, FMEA, XPU
3w
Save
Mark Applied
Hide
Commercial Technology Engineer
United States or Los Angeles or San Jose
$140k-$160k/yr OnsiteFull Time
5+ YOEBachelor's in engineering,5+ years in fiber optics/data center or related technical-commercial roles,strong fiber optic and optical interconnect knowledge,excellent communication and presentation skills,customer-facing commercial experience.
1w
Save
Mark Applied
Hide
Sr. Staff Engineer, ASIC Design
San Jose, California, United States
$180k-$223k/yr OnsiteFull Time
5+ YOERequires a BS in electrical or computer engineering, 5+ years of ASIC design experience, Verilog/SystemVerilog, ASIC verification tools, C/C++, Python, timing constraints, clock domains, and SoC interconnects.
Verilog, SystemVerilog, XCelium, VCS, Questa, C, C++, Python, Genus, Design Compiler, LEF, Cadence Virtuoso, FPGA, AMBA AXI, AMBA AHB, AMBA APB, SerDes, ATPG, BIST
1w
Save
Mark Applied
Hide
Principal Product Applications Engineer, Custom Silicon
San Jose, California, United States
$185k-$210k/yr OnsiteFull Time
10+ YOERequires a BS or MS in a technical discipline, 10+ years in customer-facing semiconductor engineering, high-speed interconnect expertise, Linux debugging, and Python or C/C++ scripting.
CXL, Ethernet, NVLink, PCIe, UALink, COSMOS, Python, C, C++, Linux, PAM4, SerDes, DSPs, DAC, AEC, ACC, AOC, ASIC, FPGA
3mo
Save
Mark Applied
Hide
Optical Systems Engineer
San Jose, California, United States
OnsiteFull Time
5+ YOE5–10 years in optical interconnect design for high-density compute systems; expertise in CPO, NPO, OCI, LPO; strong link-budget, OSNR, eye diagrams, and high-speed interfaces; experience with optical engines and PIC-based subsystems.
BERTs, OSAs, telecommunications/test equipment, laser sources, modulators, TIAs, DSPs/retimers, high-speed interfaces (100G/200G PAM4), PIC-based subsystems, optical test facilities
11h
Save
Mark Applied
Hide
Senior RTL Engineer, IO Die and Interconnect IP
San Jose, California, United States
$138k-$206k/yr OnsiteFull Time
5+ YOEBachelor’s with 5+ years, Master’s with 3+ years, or PhD with 0+ years; 5+ years RTL development using Verilog/SystemVerilog, interconnect IP integration, SoC methodology, scripting, and high-speed IO expertise.
Verilog, SystemVerilog, UCIe, PCIe, CXL, NoC, PIPE, PHY, SerDes, SoC, IP-XACT, AXI, ACE, CHI, APB, Tcl, Python, Perl, Artificial Intelligence (AI)
1mo
Save
Mark Applied
Hide
Senior Product Engineer - Datacenter
Santa Clara, California, United States
$168k-$259k/yr OnsiteFull Time
8+ YOEBS/MS in EE/CE or equivalent,8+ years relevant experience,strong EE fundamentals,GPU/CPU and high-speed interconnect knowledge,statistics and timing analysis,excellent communication and problem-solving.
NVIDIA NVLink, NVIDIA InfinBand, HGX, DGX
4d
Save
Mark Applied
Hide
Digital Signal Processing and System Validation Engineer
San Jose, California, United States
OnsiteFull Time
7+ YOERequires an MS in Electrical or Computer Engineering with 10+ years or a PhD with 7+ years in DSP design, plus ASIC validation, high-speed interconnect, Verilog, simulation, synthesis, CDC, and timing analysis experience.
Matlab, Simulink, Verilog-HDL, System Verilog, NCVerilog, NCSIM, Simvision, Spyglass, Verilog AMS
2w
Save
Mark Applied
Hide
Transmission Planning and Modeling Engineer
Campbell, California, United States
RemoteFull Time
7+ YOE7+ years utility experience, masters/PhD or equivalent, expertise in transmission interconnection modeling, AC power flow and production cost models, SQL and Python, experience with PSS/E/TARA/PSLF/PROBE/PLEXOS/SAInt, and utility data integration.
PSS/E, TARA, PSLF, PROBE, PLEXOS, SAInt, SQL, Python, GIS
3mo
Save
Mark Applied
Hide
Connector & Interconnect Design Engineer
San Jose, California, United States
$145k-$200k/yr OnsiteFull Time
5+ YOEBachelor's or Master's in Mechanical or Electrical Engineering; 5+ years in connector design; strong 3D CAD (CATIA/SolidWorks/Creo); GD&T; design for manufacturability; validate with tests; supplier coordination.
CATIA, SolidWorks, Creo
1w
Save
Mark Applied
Hide
Principal Firmware/Middleware Engineer
San Jose, California, United States
$230k-$270k/yr OnsiteFull Time
15+ YOEBachelor’s or advanced degree in engineering or computer science; 15+ years in embedded systems, platform architecture, or silicon firmware; expert C and Python; experience with RTOS, interconnect protocols, switching, debuggers, and lab equipment.
C, Python, ThreadX, FreeRTOS, Zephyr, UALink, NVLink, CXL, PCIe Gen5/Gen6, JTAG, Lauterbach, TRACE32, OpenBMC, Redfish, ASIC, RTL, FEC, SerDes, Oscilloscopes, PCIe/Protocol Analyzers
1d
Save
Mark Applied
Hide
Cloud Hardware Development Engineer, AWS Networking Interconnects Team
Cupertino, California, United States
$157k-$213k/yr OnsiteFull Time
5+ YOEBachelor's degree in electrical or computer engineering, 5+ years verification experience, 4+ years hardware design and validation, and experience with vendor management, transceiver testing, and server/GPU integration.
Python, Bash, Shell, Perl
2mo
Save
Mark Applied
Hide
SoC Interconnect and Fabric RTL Designer
San Jose or Bangalore
HybridFull Time
8+ YOEBS/MS in Electrical/Computer Engineering; 8+ years digital IC design; 4+ years owning on-chip interconnect/NoC; expertise in AXI/CHI/ACE, SystemVerilog; NoC/IP integration; CDC; fabric RTL ownership.
SystemVerilog, AXI4, AXI4-Lite, AXI-Stream, CHI, ACE, NoC, AMBA, SystemRDL, IP-XACT, FIFOs, arbiters, address_decoders, arbiter, CDC
1mo
Save
Mark Applied
Hide
Optical 3D Packaging Technologist
San Jose or Hsinchu
$188k-$356k/yr OnsiteFull Time
5+ YOEMS/PhD in engineering or related, 5+ years in optical interconnect or packaging, hands-on debugging, project management, English communication, ~10-15% international travel.
CoWoS, SoIC, COUPE, CPO, HBM, FCBGA, Fiber Attachment Unit (FAU), Optical Engine (OE), DFM, NPI, HVM
3d
Save
Mark Applied
Hide
Senior Director, AI Interface Architecture
San Jose, California, United States
$230k-$315k/yr OnsiteFull Time
15+ YOE5+ Mgmt15+ years in systems/interconnect architecture or AI/HPC infrastructure, 5+ years technical leadership, bachelor's degree required, and expertise in XPU architectures, parallelism, distributed LLM systems, and interconnect integration.
NPU, GPU, CPU, DP, TP, PP, EP, Kimi, Llama, DeepSeek, Mixtral, Qwen, Megatron-LM, DeepSpeed, vLLM, SGLang, UALink, UEC, PyTorch, Ethernet, PCIe, PILOT
1mo
Save
Mark Applied
Hide
SoC Interconnect Technology Team Lead
San Jose, California, United States
$398k-$538k/yr HybridFull Time
15+ YOE15+ years SoC architecture/design experience with interconnects, deep knowledge of coherent and non-coherent protocols, performance modeling, and proven leadership delivering complex SoCs to tape-out.
AMBA ACE, AMBA CHI, CCIX, CXL, AXI, NoC
3mo
Save
Mark Applied
Hide
Sr. Principal Data Center Solutions Architect
San Jose or Longmont or Boise
$148k-$308k/yr OnsiteFull Time
12+ YOEBachelor's in EE/CE/Physics/CS (or equivalent), 12+ years in optical interconnect, high-speed networking, silicon photonics, or datacenter architecture; system-level interconnect expertise; customer engagement and cross-functional leadership experience.
2mo
Save
Mark Applied
Hide
Micro-architect/Logic Designer, Coherent Interconnect
San Jose or Austin
$151k-$252k/yr OnsiteFull Time
6+ YOE6+ years experience in RTL and microarchitecture for coherent interconnects/LLC; Verilog expertise; strong ASIC design flow knowledge; experience with AMBA/AXI/CHI protocols; leadership and collaboration skills.
Verilog, VHDL, Perl, Python, STA, DFT, ECO, AMBA5 CHI, AMBA4 ACE, AXI
3w
Save
Mark Applied
Hide
Network Engineering and Operation Manager
San Jose, California, United States
$147k-$339k/yr HybridFull Time
10+ YOE5+ MgmtBS/MS or equivalent,10+ years network engineering with 5+ years managing distributed technical teams; deep Zero Trust, high-performance networking, cloud interconnect (AWS,GCP), and AI/ML infra experience.
BGP, OSPF, AWS, GCP, IaC, CI/CD, BrightHire