3d
Save
Mark Applied
Hide
IP Development Engineer
Austin, Texas, United States
$142k-$269k/yr HybridFull Time
7+ YOEMS+7yrs or BS+9yrs in Electrical/Computer Engineering; scripting experience (Python/Perl/Tcl); familiarity with Hard IP collateral formats and vendor toolchains; attention to detail and cross-team collaboration.
Python, Perl, Tcl, Synopsys, Siemens, Ansys, Cadence, Siemens Solido, liberty, UPF, RTL, AVM, LEF, OASIS, Apache
2mo
Save
Mark Applied
Hide
IP Licensing Manager (Technical Program Management)
Austin, Texas, United States
OnsiteFull Time
7+ YOELead IP sourcing and licensing programs; collaborate with design, legal, procurement; evaluate third-party IP; manage suppliers and budgets.
Excel, Cost modeling, Contract negotiations, Semiconductor IP
1w
Save
Mark Applied
Hide
Sr Mgr, IP Policy Ops Lead
Austin, Texas, United States
$150k-$175k/yr HybridFull Time
7+ YOE7+ years IP compliance experience, experience leading managers and policy teams, expertise in IP enforcement and policy strategy, strong communication, analytics, and stakeholder management skills.
Microsoft Excel, Microsoft PowerPoint, SQL
1mo
Save
Mark Applied
Hide
IP Verification Engineer
Austin, Texas, United States
HybridFull Time
Several years of industry RTL verification experience, strong SystemVerilog/UVM skills, RTL testbench and TLM modeling, HW emulation experience, scripting (TCL/Python/Perl), familiarity with SerDes/PCIe/ARM/DSP/Ethernet and AMBA protocols, and BS/MS in EE/CE.
SystemVerilog, UVM, TLM, SerDes, PCIe, ARM, DSP, Ethernet, TCL, Python, Perl, C, Assembly, Linux, GIT, LSF, AMBA, APB, AXI, ACE-Lite, CHI
2mo
Save
Mark Applied
Hide
IP Software Generalist
Austin or Toronto or Santa Clara
$100k-$500k/yr HybridFull Time
Experienced software engineer with C/C++, system programming, and low-level software design; firmware/driver experience; strong debugging and cross-functional collaboration.
C, C++, Firmware, Device Drivers, Embedded Systems
4w
Save
Mark Applied
Hide
Silicon IP Verification Methodology Lead (785271)
Austin, Texas, United States
HybridFull Time
15+ YOE15+ years IP/SoC verification experience; expertise in RTL, Verilog, System Verilog, UVM/OVM, formal methods, VCS/Xcelium, Perl/Python scripting, synthesis/STA/DFT, and leadership of distributed teams.
RTL, Verilog, System Verilog, UVM, OVM, VCS, Xcelium, Perl, Python, Design-For-Test (DFT)
3mo
Save
Mark Applied
Hide
Senior IP Design Engineer
Austin or San Diego
$129k-$204k/yr OnsiteFull Time
5+ YOE5+ years RTL design experience, proficiency in SystemVerilog and architectural modeling, knowledge of digital design and sign-off checks (LINT, CDC, CLP), familiarity with SDC/UPF and EDA flows.
SystemVerilog, RTL, LINT, CDC, CLP, SDC, UPF, EDA, Claude
1d
Save
Mark Applied
Hide
Senior PCIe IP Design Verification Engineer
Hillsboro or Redmond or Austin
$120k-$235k/yr HybridFull Time
5+ YOEExperience verifying PCIe IP and subsystems, UVM/System Verilog testbench development, Python scripting, generative AI application, security/export screening eligibility; 5+ years technical engineering experience or equivalent.
Universal Verification Methodology (UVM), System Verilog Test Bench (SVTB), Python, PCIe
3d
Save
Mark Applied
Hide
Silicon IP Design Management Solution Engineer
Austin, Texas, United States
HybridFull Time
Seasoned engineer with silicon/IP design infrastructure experience, scripting and automation (e.g. Python, Ruby, Perl, Make, Tcl), version control, Linux/Unix admin, and strong communication and problem-solving skills.
Python, Ruby, Perl, Make, Tcl, Perforce, Git, Artifactory, Linux, EDA, Claude, ChatGPT, GitHub Copilot
3mo
Save
Mark Applied
Hide
Analog/Mixed-Signal IP Engineering Program Manager
Austin or Cupertino or San Diego
OnsiteFull Time
3+ YOEBS in Electrical Engineering or ECE; 3+ years in AMS IP design or AMS program/project management or design engineering management.
AMS IP design, SerDes, LPDDR, HBM, PLLs, LDOs, EDA tools
2w
Save
Mark Applied
Hide
Custom SOC IP Verification Engineer
Santa Clara or Austin
$168k-$311k/yr OnsiteFull Time
6+ YOE6+ years ASIC verification experience with fabric/interconnect/NoC, strong SystemVerilog and UVM skills, knowledge of interconnect protocols (AMBA AXI, CHI), scripting (Python, Perl, TCL), and degree in computer/electrical engineering or equivalent experience.
SystemVerilog, UVM, AMBA AXI, CHI, Python, Perl, TCL, Palladium, Veloce, SVA
2w
Save
Mark Applied
Hide
Custom SOC IP Verification Engineer
Santa Clara or Austin
$168k-$311k/yr OnsiteFull Time
6+ YOEB.S./M.S. in engineering or equivalent experience,6+ years ASIC verification with fabric/interconnect focus,proficient in SystemVerilog and UVM,experience with interconnect protocols and scripting (Python,Perl,TCL).
SystemVerilog, UVM, AMBA AXI, CHI, Python, Perl, TCL, Palladium, Veloce, SystemVerilog Assertions (SVA)
1w
Save
Mark Applied
Hide
Intellectual Property (IP) Paralegal
Austin, Texas, United States
HybridFull Time
3+ YOE3+ years relevant experience; Bachelor's degree required; paralegal certificate preferred; strong IP/patent prosecution knowledge; attention to detail, time management, and communication skills; willingness to work overtime.
Windows, Microsoft Word, Microsoft PowerPoint, Microsoft Excel, Microsoft Outlook, Filesite, Copilot, ChatGPT
3mo
Save
Mark Applied
Hide
Design Verification Engineer - Interface IP
Austin or San Jose
$150k-$275k/yr OnsiteFull Time
5+ YOE5+ years in design verification; SystemVerilog/UVM; experience with IP interfaces (PCIe, Ethernet, AXI/AMBA, ARM/ARC); able to collaborate across RTL, software, and emulation; thrives in a fast-paced startup.
SystemVerilog, UVM, PCIe, Ethernet, AXI/AMBA, ARM/ARC CPUs
1mo
Save
Mark Applied
Hide
Principal Corporate Counsel: AI & IP Strategy
McLean or Austin or Atlanta or Chicago or Washington or Richardson
$202k-$256k/yr HybridFull Time
10+ YOEJ.D. and active U.S. bar membership; 10+ years IP legal experience (5+ years technology-focused); deep knowledge of AI-related copyright, trade secret, and patent issues; executive communication and legal analysis skills.
4d
Save
Mark Applied
Hide
AE - Verification IP
San Jose or Austin
$84k-$156k/yr OnsiteFull Time
2+ YOEExpertise in PCIe and AMBA protocols, 2+ years design verification experience, Verilog/System Verilog/UVM skills, degree in electrical/computer engineering, debugging and communication skills.
Verilog, System Verilog, UVM, waveform viewers, simulation analysis tools
2mo
Save
Mark Applied
Hide
Legal Support Specialist (IP)
San Francisco or San Diego or Los Angeles or Austin or Washington
$50k-$60k/yr OnsiteFull Time
BA/BS degree; strong organizational and multitasking skills; attention to detail; ability to work independently; strong communication and computer skills.
MS Office, Adobe
2w
Save
Mark Applied
Hide
Staff Wireless Network Engineer
Austin or Thornton
$176k-$257k/yr OnsiteFull Time
10+ YOEBachelor's degree or equivalent experience,10+ years designing/building/operating Wi‑Fi networks,proficiency with Python/Go,knowledge of 802.11/802.1X/TCP‑IP and enterprise wireless systems.
Python, Go, Ekahau, Hamina, Ansible, REST APIs, VXLAN, BGP, WPA3, 802.1X, 802.11, TCP, UDP, IP, Cisco, Aruba, HPE, Juniper Mist
2w
Save
Mark Applied
Hide
Interconnection Manager, Network Strategy Americas
San Francisco or Austin or New York City or Washington
$143k-$207k/yr HybridFull Time
5+ YOE5+ years network infrastructure experience; expertise with interconnection agreements, capacity planning, cost modeling, BGP/DWDM/IP networking; strong negotiation, analytical, and communication skills; familiarity with AI tooling.
BGP, DWDM, IP networking, AI
2w
Save
Mark Applied
Hide
Manager, Electrical & Controls Engineering , OneMHS - Electrical and Control Engineering, Arch and Design
Austin or Nashville or Seattle or Arlington or Atlanta or Springdale
$144k-$204k/yr OnsiteFull Time
7+ YOEBachelor's in electrical/computer engineering, 7+ years controls and automation experience, expertise in power distribution, PLC/SCADA/IP networking, VFDs, NEC code, and proven leadership managing engineering teams.
EtherCAT, Ethernet/IP, PROFINET, PLCs, SCADA, IP, DNS, DHCP, NTP, SMTP, SNMP, AutoCAD Electrical, VFDs