73 ir engineer jobs at 43 companies in Atherton, CA
3mo
Save
Mark Applied
Hide
Senior EM/IR Engineer
Saratoga, California, United States
$120k-$220k/yr OnsiteFull Time
8+ YOE8+ years EM/IR analysis for complex ASICs/SoCs; power integrity; PDN design and sign-off; Verilog/SystemVerilog/UVM; scripting (Python/Tcl); experience with Cadence Voltus and Synopsys RedHawk.
Cadence Voltus, Synopsys RedHawk, Verilog, SystemVerilog, UVM, VHDL, Tcl, Python
1mo
Save
Mark Applied
Hide
EMIR Engineer, Annapurna Labs - Cloud Scale Machine Learning
Austin or Cupertino
$136k-$213k/yr OnsiteFull Time
Experienced EM/IR engineer for SoC EMIR sign-off, power-grid design and analysis, EMIR flow setup, cross-domain IR analysis (die/package/board), EDA tool collaboration, and post-silicon correlation.
SystemVerilog, Make, FusionCompiler, Innovus, PrimePower, PrimeTime, ARM
4w
Save
Mark Applied
Hide
AI Engineer, Search & Knowledge Systems
San Francisco, California, United States
OnsiteFull Time
Experience building production search, retrieval, and knowledge systems; strong software engineering in Python or TypeScript; hands-on with RAG, embeddings, vector search, rerankers, and IR concepts; security and production-readiness mindset.
Python, TypeScript, Embedding models, Rerankers, Lexical search, Semantic search, Hybrid search, Vector search, PostgreSQL, Docker
2mo
Save
Mark Applied
Hide
Staff Analog Layout Engineer
San Jose or Hsinchu
OnsiteFull Time
3+ YOESenior/Staff level IC layout engineer with 3-8+ years in deep-submicron analog/RF layouts; strong EDA/tool experience and EM/IR knowledge.
Cadence Virtuoso, Synopsys Custom Compiler, Mentor Calibre, Siemens ICV
3mo
Save
Mark Applied
Hide
Application Engineer IV
Santa Clara, California, United States
$147k-$203k/yr OnsiteFull Time
5+ YOEMS or higher in engineering or science, 5+ years relevant metrology experience, expertise in optical/X-ray/SIMS/AFM techniques, data analysis skills, ability to lead complex projects and support global teams.
Scatterometry, UV-visible, IR, XRF, XPS, HR-XRD, SIMS, TXRF-VPD, VPD-ICPMS, Nano-indentation, AFM, Photoacoustic
1mo
Save
Mark Applied
Hide
ASIC Design Engineer
Santa Clara, California, United States
$116k-$190k/yr OnsiteFull Time
3+ YOEMS in Electrical or Computer Engineering (or equivalent), 3+ years experience, strong background in advanced submicron process issues, standard cell and custom ROM design, SPICE and DRC/LVS experience, EM/IR and variation simulations, and scripting (Perl, Tcl, Make).
SPICE, EM/IR, DRC/LVS, Perl, Tcl, Make, RTL
1d
Save
Mark Applied
Hide
Senior Engineer - VCL Compiler
Denver or New York City or San Francisco
$181k-$217k/yr HybridFull Time
5+ YOE5+ years compiler or systems engineering experience; production C development in POSIX/Linux; strong compiler internals (parsing, AST, IR, codegen); refactoring large codebases; testing and CI/CD; strong written communication.
C, POSIX, Linux, Varnish, VCL, VCC
1mo
Save
Mark Applied
Hide
Principal Design Engineer
San Jose or Cary
$137k-$254k/yr OnsiteFull Time
1+ YOEBS/MS/PhD in Electrical Engineering with 7/5/1+ years respectively; experience with Cadence Innovus/Tempus/QRC/Voltus/Pegasus and Palladium/Protium; Linux and Shell/Perl/TCL scripting; RTL synthesis, floorplanning, timing closure, IR drop, and industry interfaces (PCIe, DDR, LPDDR, SRAM, UCIe).
Innovus, Tempus, QRC, Voltus, Pegasus, Palladium, Protium, Linux, Shell, Perl, TCL
2w
Save
Mark Applied
Hide
PD Engineer
Santa Clara, California, United States
$107k-$161k/yr OnsiteFull Time
2+ YOE2+ years physical design experience with floorplanning, place-and-route, timing closure, ECOs, IR drop and physical/formal verification; scripting in Python, PERL, TCL; Linux/Unix shell; Bachelor's degree required.
Cadence Innovus, Synopsys Fusion Compiler, Synopsys PTSI, Python, PERL, TCL, Linux/Unix shell
6d
Save
Mark Applied
Hide
Staff GenAI Engineer - Early PDN Modeling
San Jose, California, United States
$170k-$290k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE/CS,5+ years in power integrity/PDN/circuit/physical/package/EDA workflows,production-quality Python coding,ML/AI applied to engineering workflows,understanding of PDN and IR drop analysis.
Python
1mo
Save
Mark Applied
Hide
Physical IC Design Engineer
San Jose, California, United States
$144k-$230k/yr OnsiteFull Time
12+ YOE12+ years experience in full physical design cycle (RTL to tape-out). Bachelor’s in Electrical/Electronics Engineering, Tcl/Perl scripting, proficiency with EDA tools, timing closure, EM/IR analysis, and strong communication skills.
Tcl, Perl, EDA Tools
1mo
Save
Mark Applied
Hide
Senior ASIC Power Delivery Engineer
Sunnyvale, California, United States
$163k-$237k/yr OnsiteFull Time
8+ YOEBachelor's degree or equivalent; 8+ years in physical design with power delivery and advanced process nodes; experience with power grid integrity (EM/IR), place-and-route, and design-rule-check flows; EM/IR analysis and verification skills.
Unified Power Format (UPF)
2mo
Save
Mark Applied
Hide
Vision Systems Engineer
San Francisco, California, United States
OnsiteFull Time
5+ YOE5+ years in IR sensor systems, EO payloads, or space imaging; strong Kalman filtering, tracking, data association; CNNs/ML for real-time embedded inference; MATLAB/Python with production C++ experience.
Kalman filters (EKF, UKF), multi-target tracking, data association (JPDA, MHT), MATLAB, Python, C++, CNNs, embedded FPGA and GPU, radiometric modeling, Monte Carlo, hardware-in-the-loop
6d
Save
Mark Applied
Hide
Power Integrity Engineer
San Jose, California, United States
OnsiteFull Time
5+ YOEB.S./M.S. in EE,5+ years PI experience on high-current/high-performance designs, proficiency with PI EDA tools, DC IR-drop and AC impedance analysis, VRM and PCB stack-up knowledge.
Cadence Allegro, Sigrity PowerDC, PowerSI, OptimizePI, Ansys SIwave, Python, MATLAB
1mo
Save
Mark Applied
Hide
Senior DFX Power Methodology Engineer
Santa Clara, California, United States
$196k-$368k/yr OnsiteFull Time
6+ YOEEngineering degree or equivalent experience with 6+–12+ years in DFT/power; strong knowledge of DFT, VLSI power/timing/voltage noise; experience with power/thermal/IR drop analysis, post-silicon debug, AI/ML for EDA, and statistical data analysis.
Power Analysis, Thermal Analysis, IR Drop tools, Applied ML, Gen AI, statistical tools, RTL, STA, place-n-route, ATE, SLT
1mo
Save
Mark Applied
Hide
Physical Design Engineer
Sunnyvale, California, United States
$230k-$280k/yr OnsiteFull Time
10+ YOE10+ years physical design experience; expertise in full-chip physical verification, DRC/LVS resolution with ICV or Calibre, IR/EM analysis, 3D/2.5D packaging and die stacking; scripting with Tcl and Python; familiarity with Synopsys tools.
Synopsys, ICV, Calibre, Tcl, Python
1w
Save
Mark Applied
Hide
Senior Security Engineer II
San Francisco, California, United States
$149k-$235k/yr HybridFull Time
5+ YOESeveral years owning cloud security in production (including on-call), hands-on AWS and GCP, self-managed Kubernetes, Python and Terraform coding, detection/IR experience, and strong architecture and IAM skills.
AWS, GCP, Kubernetes, MongoDB, CrowdStrike, Tenable, Python, Terraform, SIEM
3mo
Save
Mark Applied
Hide
Senior Staff Applied AI Engineer - Context Retrieval
Mountain View or San Francisco
$229k-$343k/yr HybridFull Time
10+ YOE10+ years software engineering; deep IR and retrieval systems experience; expertise in LLM-era retrieval and agentic systems; experience building 0→1 retrieval stacks and multi-source data retrieval.
BM25, Lucene, Elasticsearch, OpenSearch, FAISS, ScaNN, HNSW, embeddings, nDCG, MRR, Recall@K, RAG, Python, Java, SQL
1mo
Save
Mark Applied
Hide
Senior Software Engineer - Static Analysis
San Jose, California, United States
RemoteFull Time
7+ YOE7+ years software engineering (4+ in static/program analysis or compiler infrastructure); deep knowledge of control/data-flow, call graph construction, inter-procedural and taint/reachability analysis; strong Java/Go/C++ skills; IR/bytecode/AST experience; technical ownership.
Java, Go, C++, LLVM, MLIR, SSA, IR, bytecode, ASTs, CI/CD
1mo
Save
Mark Applied
Hide
Physical Design Engineer
San Jose, California, United States
$150k-$250k/yr OnsiteFull Time
7+ YOE7+ years physical design experience (synthesis, PnR, STA, timing convergence, physical verification); Bachelor's in EE/CE/CS or equivalent experience; proficiency with Innovus, Tempus, Quantus, TCL; experience with EM/IR, PDN, LEC and sub-7nm/SoC design.
Innovus, Tempus, Quantus, TCL, Cadence, Synopsys
Explore Jobs