15h
Save
Mark Applied
Hide
Layout Designer
Dallas, Texas, United States
OnsiteFull Time
5+ YOEAssociates degree and minimum 5 years layout experience; experience with advanced analog layout, reliability/ESD/electromigration, mentoring, and process/methodology improvements.
CAD
4d
Save
Mark Applied
Hide
ASIC Layout Designer
Boulder or Louisville or Beaverton
OnsiteFull Time
7+ YOEMinimum 7 years RF/analog/mixed-signal layout experience; proficient in broadband RF/high-speed layout, PDKs, floor planning, parasitic minimization, physical verification, and mentoring teams.
Cadence Virtuoso Schematic L, Layout L, Layout XL, Cadence Assura, PVS, Pegasus, Calibre, customIC, Solido, Aprisa, Questa, SVN, SOS, Synchronicity, IC Manage, Skill, Python, Ruby, Shell, Cadence Allegro PCB Design
1mo
Save
Mark Applied
Hide
Layout Designer
San Jose, California, United States
$46-$106/hr OnsiteFull Time
5+ YOEAS in Electronics/Electrical Engineering plus 5+ years semiconductor layout experience; deep knowledge of EDA tools (Cadence Virtuoso, Synopsys, Calibre); strong debugging, physical verification, layout and floor/planning skills; strong communication.
EDA tools, Cadence Virtuoso, Synopsys, Calibre, Agentic AI
1mo
Save
Mark Applied
Hide
Senior Layout Designer
Austin, Texas, United States
OnsiteFull Time
10+ YOE10+ years layout experience in sub-micron processes (2n–16n TSMC); expert in high-speed, low-noise layout, Cadence layout tools; experience with TSMC FinFET/GAA, schematic flow, tape-out procedures, and teamwork.
Cadence Layout tools, Mentor
1mo
Save
Mark Applied
Hide
Layout Engineer, DEG
Boise, Idaho, United States
OnsiteFull Time
Experience performing physical layout with Cadence Virtuoso, familiarity with DRC/LVS and physical verification, ability to plan/document/review layout goals with cross-site teams.
Cadence Virtuoso, DRC, LVS
1w
Save
Mark Applied
Hide
Layout Technician
Webster, Texas, United States
$18-$22/hr OnsiteFull Time
2+ YOELayout and stage hardware per drawings, drill and install parts, read wiring schematics, lift up to 75 lbs, and follow UL508A/NEC standards; 2 years experience preferred.
1w
Save
Mark Applied
Hide
Layout Engineer - Labs
San Francisco, California, United States
$212k-$312k/yr OnsiteFull Time
8+ YOE8+ years PCB layout experience, expert Altium Designer skills, strong signal/power integrity and mixed-signal layout knowledge, DFM/IPC familiarity, and cross-functional collaboration on flight-grade hardware.
Altium Designer, SolidWorks, Creo, Gerber, ODB++
1d
Save
Mark Applied
Hide
Layout Design Engineer
Austin, Texas, United States
OnsiteFull Time
10+ YOEAssociates degree in electronic/IC layout or related and 10+ years IC layout experience; proficiency in analog/mixed-signal layout, floor planning, LVS debug, and ESD/DFM concerns.
Cadence Virtuoso XL, Mentor's Calibre
2mo
Save
Mark Applied
Hide
Mechanical Layout Engineer
Woburn, Massachusetts, United States
$70k-$80k/yr OnsiteFull Time
3+ YOE3+ years in mechanical layout/CAD; SolidWorks; create layouts and shop drawings; BOM support; collaborate with sales/engineering.
SolidWorks, AutoCAD, Revit, PDM, CAD automation tools
2mo
Save
Mark Applied
Hide
Mask Layout Designer
San Diego, California, United States
$41-$61/hr OnsiteFull Time
2+ YOEExperience designing custom high-frequency RF/analog chip layouts, proficiency with layout/verification tools and scripting (SKILL, Python, Perl), and ability to mentor or lead layout teams; degree and years of experience options provided.
SKILL, Python, Perl, Cadence Virtuoso XL, Cadence, Siemens Calibre DRC/ERC/LVS, LVS, rmap
1d
Save
Mark Applied
Hide
System Layout - Tooling
Warren, Michigan, United States
HybridFull Time
Experience in system/plant layout for automated robotic systems, proficiency with CAD/AutoCAD and FactoryCAD, strong communication, willingness to travel and work overtime.
CAD, FactoryCAD, AutoCAD
1mo
Save
Mark Applied
Hide
Analog Layout Engineer
Austin, Texas, United States
OnsiteFull Time
Design and implement analog/mixed-signal layout for SerDes, PLLs, and sensors; translate circuit designs into silicon; collaborate with circuit designers and multidisciplinary teams; use advanced layout tools.
2w
Save
Mark Applied
Hide
Principal Layout Designer
Chandler, Arizona, United States
OnsiteFull Time
10+ YOE10+ years custom analog CMOS layout experience, knowledge of advanced CMOS processes (28nm and below), experience with Cadence/Pegasus/Calibre, strong physical verification and problem-solving skills.
Cadence, Pegasus, Calibre, Cadence SKILL
3w
Save
Mark Applied
Hide
Layout I
Mineral Wells, Texas, United States
OnsiteFull Time
Entry-level metal fabrication role; high school diploma/GED, ability to read work instructions and tape measure, basic math, able to lift up to 60 lbs, follow safety and 5S, forklift use and shop tool familiarity preferred.
Forklift, Pneumatic hand tools, Oxy. fuel torch, Basic hand tools
4d
Save
Mark Applied
Hide
ASIC Layout Designer
Boulder or Beaverton
$104k-$192k/yr OnsiteFull Time
7+ YOE7+ years RF/analog/mixed-signal layout experience; proficiency with PDKs, broadband RF/high-speed layout, parasitic minimization, floor planning, verification, and mentoring; scripting (Skill, Python, Ruby, Shell).
Cadence Virtuoso Schematic L, Cadence Virtuoso Layout L, Cadence Virtuoso Layout XL, Cadence Assura, PVS, Pegasus, Calibre, customIC, Solido, Aprisa, Questa, SVN, SOS, Synchronicity, IC Manage, Skill, Python, Ruby, Shell scripting, Cadence Allegro PCB Design
3d
Save
Mark Applied
Hide
RFIC Layout Designer (RFIC Engineering)
Redmond or Irvine or Palo Alto
OnsiteFull Time
1+ YOEIC layout experience for RF/analog designs, 1+ years professional layout or 3+ years without degree; skills in analog/RF layout, advanced-node processes, scripting, revision control, and Linux; ITAR eligibility required.
Skill, shell scripting, Perl, Python, Linux, GDS
3w
Save
Mark Applied
Hide
Layout Principal Designer
Bloomington, Minnesota, United States
$137k-$205k/yr HybridFull Time
5+ YOE7+ years EDA/layout experience; expert with Cadence and Siemens EDA tool suites (Calibre, Virtuoso), SKILL/Tcl/Python scripting, physical verification (DRC/LVS/PEX), library management, mixed-signal familiarity; U.S. Person (ITAR) required.
Cadence, Siemens EDA, Calibre, Virtuoso, SKILL, Tcl, python, Mentor Calibre xRC, Cadence Quantus, Synopsys StarRC
4d
Save
Mark Applied
Hide
Animation Layout Instructor
Amherst, New York, United States
$4k/yr OnsitePart Time
BFA required with extensive knowledge of animation layout and background process; years of Storyboard Pro experience; experience teaching undergraduate students preferred.
Storyboard Pro
2mo
Save
Mark Applied
Hide
Apparel Layout Department
Lenexa, Kansas, United States
$12/hr OnsiteFull Time
Entry-level position in apparel layout; attention to detail; ability to work in a team; willing to stay for 8 weeks with potential permanent position.
2mo
Save
Mark Applied
Hide
RFIC Layout Design (TSMC 4nm)
Richardson, Texas, United States
RemoteFull Time, Contract
5+ YOE5+ years RFIC/analog layout; FinFET; TSMC 7nm/4nm; CALIBRE DRC/ERC/LVS; Cadence layout; RF transceiver/layout experience.
Cadence, Calibre
Explore Jobs