4 noc engineer jobs at 4 companies in Ross, CA
1mo
Save
Mark Applied
Hide
Senior RTL Engineer, Interconnect Design
San Francisco, California, United States
$225k-$445k/yr HybridFull Time
Senior RTL engineer with deep Verilog/SystemVerilog expertise, SoC interconnect/NoC experience, protocol knowledge (AXI, APB, CXL, PCIe, Ethernet), RTL signoff flows, and track record from microarchitecture through tape-out.
Verilog, SystemVerilog, AXI, APB, CXL, PCIe, Ethernet, RDMA, RoCE, network-on-chip, NoC, FPGA, lint, CDC/RDC, synthesis, formal verification, static timing analysis, power analysis, design-for-test
4d
Save
Mark Applied
Hide
AV Engineer
San Francisco, California, United States
$100k-$120k/yr OnsiteFull Time
5+ YOERequires 5+ years of AV engineering or integration experience, Crestron programming, room automation, site build-outs, vendor management, networking fundamentals, and ability to pass a background check.
Crestron, Crestron NVX, Crestron DM, Extron, Q-SYS, Zoom Rooms, Microsoft Teams Rooms, Google Meet, QSC Q-SYS, Biamp, IP addressing, VLANs, QoS, multicast, NOC
4d
Save
Mark Applied
Hide
Staff SoC RTL Engineer
Burlingame, California, United States
$175k-$230k/yr HybridFull Time
5+ YOERequires BS, MS, or Ph.D. in engineering, 5+ years of SoC/ASIC front-end design, SystemVerilog or Verilog, computer architecture, low-power design, subsystem integration, and VCS with Verilog/C co-simulation.
SystemVerilog, Verilog, VCS, Verilog/C Co-Simulation, FPGA, PCIe, UCIe, DDR, NoC
1mo
Save
Mark Applied
Hide
Lead SoC Architect - India
Sunnyvale or India
OnsiteFull Time
10+ YOERequires Bachelor's or Master's in EE/CE/CS, 10+ years SoC/ASIC experience, expertise in SoC subsystems (CPU/GPU/NPU, NoC, memory, PCIe), C/C++/SystemC modeling, RTL knowledge, and on-site presence in Sunnyvale.
C, C++, SystemC, Linux