118 package designer jobs at 63 companies in San Francisco, CA

2mo
Save
Mark Applied
Hide
Sr. Package Designer
San Francisco, California, United States
$90k-$138k/yr HybridFull Time
Benefit Cosmetics
Benefit Cosmetics: Sells high-end makeup products and provides professional eyebrow styling.
6+ YOE6+ years design experience (packaging a plus), strong concepting and print production knowledge, advanced industry-standard software skills, project management proficiency, sustainability experience, and ability to collaborate cross-functionally.
Accolade, Proof HQ
1mo
Save
Mark Applied
Hide
Senior Designer
San Francisco, California, United States
$81k-$130k/yr HybridFull Time
Publicis Groupe
Publicis GroupeEuronext Paris: PUB: Global communications, advertising, and digital transformation holding.
5+ YOE5+ years agency experience preferred; multidisciplinary experience in brand identity, design systems and packaging; mastery of Adobe Suite and Figma; strong communication and production skills.
Adobe Suite, Figma
1mo
Save
Mark Applied
Hide
Senior Designer
San Francisco, California, United States
$81k-$130k/yr HybridFull Time
Publicis Groupe
Publicis GroupeEuronext Paris: PUB: Global advertising and digital transformation agency holding.
5+ YOE5+ years agency experience preferred; multidisciplinary experience in brand identity, design systems and packaging; mastery of Adobe Suite and Figma; strong craft, communication, and organizational skills.
Adobe Suite, Figma
1mo
Save
Mark Applied
Hide
TEMP Packaging Designer
San Francisco, California, United States
$45-$55/hr HybridFull Time, Temporary
Kendo Brands
Kendo BrandsEuronext Paris: MC: Incubates and develops global prestige beauty and skincare brands.
5+ YOE5+ years design experience (1+ year packaging), BA in design preferred, Adobe CC proficiency (Illustrator, Photoshop, InDesign), strong communication, organization, and ability to meet tight deadlines.
Adobe Creative Cloud, Adobe Illustrator, Adobe Photoshop, Adobe InDesign
1mo
Save
Mark Applied
Hide
Senior Brand Designer
San Francisco, California, United States
$180k-$225k/yr OnsiteFull Time
Mochi Health
Mochi Health: Provides telehealth weight management and prescription medication services.
3+ YOE3+ years brand design experience, portfolio required, proficiency with Figma, Photoshop, Illustrator, experience with brand identity systems and visual design across packaging and advertising.
Figma, Photoshop, Illustrator
2mo
Save
Mark Applied
Hide
Packaging and Print Marketing Designer
San Francisco or United States
$85k-$110k/yr HybridFull Time
Quince
Quince: Sells high-quality apparel and home goods at accessible prices.
4+ YOEBachelor's in graphic design, 4+ years print/direct mail design experience, expert in Adobe Creative Suite and Figma, deep print production knowledge, strong typography, vendor and production management, and data-informed iteration.
Adobe Creative Suite, InDesign, Illustrator, Photoshop, Figma, Google Meets, Zoom
2w
Save
Mark Applied
Hide
Package Design Engineer
San Jose or Austin or Fort Collins
$122k-$195k/yr OnsiteFull Time
Broadcom
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
6+ YOEBSEE with 8+ years or MSEE with 6+ years in flip-chip BGA package design; knowledge of package signal and power integrity; Cadence APD and Cadence SKILL experience preferred; project management and collaboration skills.
Cadence APD, Cadence SKILL
1mo
Save
Mark Applied
Hide
Package Design Engineer
Sunnyvale, California, United States
$163k-$237k/yr OnsiteFull Time
Google
GoogleNASDAQ: GOOGL: Provides online search, advertising, cloud computing, and consumer electronics.
8+ YOEBachelor's in engineering or equivalent, 8 years experience in chip package substrate design using Cadence APD or Mentor Expedition, EM/DFM/taping experience, design automation and scripting, B.S./M.S./PhD preferred.
Cadence APD, Mentor Expedition, CAD
2w
Save
Mark Applied
Hide
Package Layout Engineer
Mountain View, California, United States
$200k-$275k/yr OnsiteFull Time
DensityAI
DensityAI: Designing custom AI hardware accelerators for large language models.
8+ YOERequires 8+ years of advanced package layout experience, including multi-die 2.5D/3D packages, substrate and interposer routing, package DRC/LVS, and collaboration with physical design, SI/PI, thermo-mechanical, and OSAT teams.
Cadence Allegro Package Designer, SiP Layout, Siemens Xpedition Package Designer, DRC, LVS, AI
3w
Save
Mark Applied
Hide
Package Design Methodology Engineer
Santa Clara or Austin or California
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
5+ YOEBS or equivalent and 5+ years developing package design flows; strong Python/C++ skills; experience applying AI/ML and LLMs in engineering workflows; solid VLSI package design fundamentals.
Python, C++, LLMs, EDA, AI/ML
1mo
Save
Mark Applied
Hide
Package Design Engineer - Staff
Santa Clara or San Diego
$154k-$253k/yr OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
5+ YOEExperience in IC package/SIP physical design, Cadence APD/Allegro proficiency, familiarity with SI/PI tools (HFSS, PowerSI, Q3D), package verification and CAD tool development; master\u0002s preferred with 5+ years.
Cadence APD, Cadence Allegro, PCB Editor, Advanced Package Designer, APD/SiP, XtractIM, PowerSI, HFSS, Q3D, Calibre
2w
Save
Mark Applied
Hide
Package Design & Layout Engineer
Palo Alto, California, United States
OnsiteFull Time
Cspeed IO
Cspeed IO: A stealth startup developing next-generation optical semiconductor solutions for AI infrastructure.
6+ YOE6+ years IC package physical design experience, BS/MS in electrical engineering, expertise in package layout tools, multi-die packaging, substrate stack-ups, DFM/DF A closure, and English fluency.
Cadence Allegro Package Designer, APD+, Siemens Xpedition Package Designer, Synopsys IC Package, SKILL, Python, Cadence Sigrity, PowerSI, Ansys, Virtuoso, KLayout, AutoCAD, Cadence Integrity 3D-IC
3mo
Save
Mark Applied
Hide
IC Package Design Engineer
Los Angeles or San Francisco or Austin
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Bachelor's degree; IC package physical design experience; Cadence Allegro/Mentor Xpedition; high-speed interfaces; SI/PI; DFM; scripting in Python/Perl/TCL.
Cadence Allegro, Mentor Xpedition, Calibre, CAM350, HFSS, PowerSI, RLGC, S-parameters, Python, Perl, TCL
22h
Save
Mark Applied
Hide
Package Layout Engineer
Mountain View, California, United States
$157k-$176k/yr HybridFull Time
Lightmatter
Lightmatter: Develops photonic processors and interconnects for AI data centers
5+ YOEBachelor’s or master’s degree in electrical engineering or similar, 5+ years relevant experience, 3–5 years IC package layout design, and Allegro X APD proficiency.
Allegro X APD, Cadence Integrity 3DIC, Expedition Package Designer, Pads Layout, Altium, SKILL, Python
3w
Save
Mark Applied
Hide
Package Design Methodology Engineer
Santa Clara or Austin or United States
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
5+ YOEBS in CS/EE or equivalent,5+ years developing package design flows/methodologies,proficiency in Python and/or C++,knowledge of VLSI package electrical fundamentals,experience applying AI/ML or LLMs in engineering workflows.
Python, C++, LLMs, EDA
1mo
Save
Mark Applied
Hide
IC Package Design Engineer
San Jose, California, United States
$153k-$219k/yr HybridFull Time
Cisco
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
3+ YOEBachelor's (5+ years) or Master’s (3+ years) in Electrical Engineering or related field; experience in package/PCB/high-speed design, power delivery, and EDA tools; scripting (Python, Perl, TCL, shell) and strong collaboration skills.
EDA, Python, Perl, TCL, Shell
3w
Save
Mark Applied
Hide
Principal Package Design Engineer
San Jose, California, United States
$195k-$240k/yr HybridFull Time
Renesas Electronics
Renesas ElectronicsTokyo Stock Exchange: 6723: Designs and manufactures semiconductors for automotive and industrial systems.
5+ YOEMSc/PhD in engineering, 5+ years semiconductor packaging experience, expertise in advanced packaging architectures, reliability testing, thermal/mechanical/electrical analysis, OSAT collaboration, and project leadership.
Cadence Allegro Package Designer, Solid works, ANSYS, COMSOL, JMP, Minitab
1w
Save
Mark Applied
Hide
Package Layout Design Engineer , Annapurna Labs - AI Silicon Packaging
Tempe or Austin or Cupertino
$136k-$213k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
5+ YOEBachelor's degree in electrical engineering or related field and 5+ years of IC package layout and physical design experience. Requires package layout tools, advanced packaging, DFM, and physical verification expertise.
Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, Python, Perl, ARM, TCL, Skill, Ravel, DRC
23h
Save
Mark Applied
Hide
ASIC Package SI/PI Engineer
San Francisco, California, United States
$266k-$445k/yr HybridFull Time
OpenAI
OpenAI: Develops artificial intelligence models and generative AI software services.
5+ YOERequires 5+ years in signal integrity, power integrity, high-speed interconnects, PDN, and package electrical design, plus SI/PI simulation, package layout, and automated optimization experience.
Synopsys HSPICE, Ansys EDT, HFSS-PI, SIwave, Cadence Clarity, Sigrity PowerSI, Sigrity PowerDC, Cadence APD/SIP, VNA, TDR/TDT
2mo
Save
Mark Applied
Hide
Sr. Engineer, Package Design
Santa Clara or Austin or Toronto or New Taipei City
$100k-$500k/yr HybridFull Time
Tenstorrent
Tenstorrent: Designs and manufactures AI processors and RISC-V CPU solutions.
3+ YOE3+ years experience with Cadence Allegro PCB Designer, PCB routing and BGA design, signal and power integrity knowledge, strong communication and cross-discipline collaboration skills.
Cadence Allegro PCB Designer