952 perl jobs at 180 companies in California

3mo
Save
Mark Applied
Hide
CPU Physical Design and Integration Engineer
Santa Clara, California, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
BS degree; experience with place-and-route and physical verification; scripting in Perl or Tcl.
Place and Route tools, PDV, DRC/LVS, Python, Perl, Tcl
2mo
Save
Mark Applied
Hide
Applied Scientist II, Amazon AWS Agentic AI, AWS AI Fundamental Research
Santa Clara, California, United States
$172k-$222k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
4+ YOEPhD or Masters with 4+ years in CS/ML; patents/publications; programming in C/C++, Python, Java or Perl.
C++, Python, Java, Perl
3mo
Save
Mark Applied
Hide
Design Automation Engineer
San Jose, California, United States
$143k-$215k/yr OnsiteFull Time
Altera
Altera: Manufacturer of field-programmable gate arrays and programmable logic devices.
8+ YOE8+ years in Static Timing Analysis, Liberty models, STA flow development, and scripting (Python, Perl, Tcl, Shell).
Synopsys PrimeTime, Cadence Tempus, Python, Tcl, Shell, Perl, Fusion Compiler, Innovus, Cadence Pegasus
3mo
Save
Mark Applied
Hide
HBM SoC RTL Design Engineer
Folsom, California, United States
$146k-$297k/yr OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
10+ YOE10+ years in electrical/computer engineering; SystemVerilog/Verilog; RTL-to-GDS flow; Cadence/Synopsys/Siemens; Python/TCL/Perl scripting.
SystemVerilog, Verilog, Cadence, Synopsys, Siemens, Python, TCL, Perl
1w
Save
Mark Applied
Hide
CPU Performance Modeling Engineer (Multiple Levels)
Santa Clara or Austin
$167k-$251k/yr OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
2+ YOERequires a relevant bachelor's, master's, or PhD and 2+ years of CPU architecture and programming experience; proficiency in C, C++, and Perl or Python is required.
C, C++, Perl, Python, RTL, MMU, SIMD
6d
Save
Mark Applied
Hide
RTL Design Engineer, Silicon
Mountain View, California, United States
$138k-$197k/yr OnsiteFull Time
Google
GoogleNASDAQ: GOOGL: Provides online search, advertising, cloud computing, and consumer electronics.
4+ YOEBachelor’s degree or equivalent practical experience; 4 years of IP development or integration; ASIC development with Verilog or VHDL; scripting with Perl or Python.
Verilog, VHDL, Perl, Python, Lint, CDC, FV, UPF, ASIC, FPGA
3mo
Save
Mark Applied
Hide
Spark Engineer
Sunnyvale, California, United States
OnsiteFull Time
IT Convergence
IT Convergence: Global provider of Oracle cloud, managed services, and digital transformation.
5+ YOE5+ years in software development; data engineering with pipelines; Python/Perl/Shell; Java; Oracle/MySQL; real-time pipelines with Kafka/Storm.
Python, Perl, Shell, Java, Oracle, MySQL, Kafka, Storm, HDFS, Hive, Pig, Oozie, HBase, Spark
3w
Save
Mark Applied
Hide
Production Support Engineer - Utah
Salt Lake City or Arizona or California or Colorado or Connecticut or Delaware or Florida or Georgia or Illinois or Indiana or Massachusetts or Maryland or Minnesota or North Carolina or New Jersey or New York or Pennsylvania or Tennessee or Texas or Utah or Virginia
HybridFull Time
FDM Group
FDM GroupLondon Stock Exchange: FDM: Provides IT consulting, technical training, and staff augmentation services.
5+ YOE5+ years experience preferred; bachelor's in CS, Linux, scripting (Perl/Python/Unix shell), networking, database proficiency, strong troubleshooting and communication skills.
Linux, Perl, Python, UNIX, Multicast, TCP/IP, UDP, SNMP, Autosys, Perforce, ClearCase
3mo
Save
Mark Applied
Hide
ASIC Senior Verification Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides global edge-to-cloud technology solutions and IT infrastructure services.
10+ YOE10+ years in VLSI design/verification; Verilog/SystemVerilog; UVM; Python, TCL, PERL or similar; C/C++; Bachelor’s or Master’s in Electrical or Computer Engineering.
Verilog, SystemVerilog, UVM, Python, C, C++, Specman, TCL, PERL
3mo
Save
Mark Applied
Hide
ASIC Senior Verification Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Providing global edge-to-cloud infrastructure and IT solutions for businesses.
10+ YOESenior verification engineer with 10+ years in VLSI design/verification; strong Verilog/SystemVerilog, UVM; scripting (Python, Perl, TCL); C/C++; leadership.
Verilog, SystemVerilog, UVM, Python, PERL, TCL, C, C++, Specman
1mo
Save
Mark Applied
Hide
Data Scientist - TikTok Ads
San Jose, California, United States
$179k-$293k/yr OnsiteFull Time
TikTok
TikTok: Global short-form video hosting and social media platform.
3+ YOE3+ years quantitative analysis experience, BA/BS in a quantitative field, fluency in SQL and scripting (Python, PHP, Perl), strong communication and statistical understanding.
SQL, PHP, Python, Perl, Hive, Hadoop
3mo
Save
Mark Applied
Hide
Technical Support Scientist, Probe Design
Newark, California, United States
$89k-$147k/yr OnsiteFull Time
Bio-Techne
Bio-TechneNASDAQ: TECH: Provides reagents, instruments, and diagnostic tools for life sciences.
5+ YOEPhD or MS with 3+ years in molecular biology or bioinformatics; 5+ years Linux, Python, Perl; sequencing; probe design; strong communication and troubleshooting skills.
Linux, Python, Perl, BLAST, BLAT, RNAscope, BaseScope, miRNAscope
1mo
Save
Mark Applied
Hide
Principal SoC Integration Flow Architect - Automation
San Jose or San Diego
$211k-$286k/yr OnsiteFull Time
MediaTek
MediaTekTaiwan Stock Exchange: 2454: Designs and develops system-on-chip solutions for electronic devices.
8+ YOEExpertise in SoC integration and RTL design, scripting (Python/Perl/Tcl/C++), familiarity with IP-XACT and EDA integration; 8+ years experience preferred.
Python, Perl, Tcl, C++, IP-XACT, Verilog, SystemVerilog
3mo
Save
Mark Applied
Hide
Senior Power Analysis and Optimization Engineer
Santa Clara or Austin
$136k-$265k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
5+ YOEMS with 5+ years or PhD with 3+ years in EE/CE/CS; strong power design knowledge; Verilog; experience with power tools; Python/Perl/C++.
Verilog, PowerArtist, PrimePower, PrimePower RTL, RTL Architect, Python, Perl, C++
2mo
Save
Mark Applied
Hide
Post-silicon Validation and Debug Engineer
Hillsboro or Folsom
$106k-$200k/yr OnsiteFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
3+ YOEBachelor's or master's in EE/CE/CS with post-silicon validation and CPU/SoC experience; scripting in Python/C/C++/Perl; hardware debugging tools knowledge.
Python, C, C++, Perl, Logic analyzers, Oscilloscopes
1w
Save
Mark Applied
Hide
Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU
Santa Clara or Austin or Westford or Durham or California
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
5+ YOEBachelor's or master's degree in engineering or computer science, 5+ years' experience, ASIC workflows, UVM, Verilog/SystemVerilog, simulation tools, and Python, Perl, or systems programming.
Python, Perl, Verilog, SystemVerilog, UVM, VCS, Verdi, Xcelium
3mo
Save
Mark Applied
Hide
Principal Physical Design Engineer, STA
San Jose, California, United States
$209k-$250k/yr OnsiteFull Time
Astera Labs
Astera LabsNASDAQ: ALAB: Designs connectivity solutions for cloud and AI infrastructure.
10+ YOE10+ years in timing analysis and sign-off for complex SoCs; Cadence/Synopsys flows; 7nm or below; scripting (Tcl/Python/Perl); able to work independently.
Cadence, Synopsys, Tcl, Python, Perl, SystemVerilog
5d
Save
Mark Applied
Hide
Silicon Design Engineer
Santa Clara, California, United States
OnsiteFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
0+ YOEMaster’s degree in computer, electronic, or electrical engineering or related field; experience with Verilog, SystemVerilog or VHDL, RTL, Python or Perl, ASIC tools, and Unix or Linux environments.
Verilog, SystemVerilog, VHDL, Python, Perl, ASIC, Unix, Linux
3mo
Save
Mark Applied
Hide
ASIC Senior Verification Engineer
Roseville, California, United States
$154k-$311k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Provides edge-to-cloud IT infrastructure and platform services.
10+ YOE10+ years in VLSI design/verification; FPGA/EDA; Verilog/SystemVerilog; scripting (Python, TCL, PERL); C/C++; UVM; BS or MS in EE/CS.
Verilog, SystemVerilog, UVM, EDA, C, C++, Python, Perl, TCL
3mo
Save
Mark Applied
Hide
Senior Static Timing Analysis (STA) Methodology Engineer
Saratoga, California, United States
$120k-$220k/yr OnsiteFull Time
E-Space
E-Space: Builds sustainable LEO satellite networks for global IoT connectivity
8+ YOESenior STA/Timing methodology engineer with 8+ years in STA, scripting (Tcl/Python/Perl), signoff; BS/MS in ECE or related; onsite in Saratoga, CA.
PrimeTime, PT-SI, PT-PX, PT-ECO, Tcl, Python, Perl