2mo
Save
Mark Applied
Hide
Principal Digital Design Engineer / Chip Lead
Minneapolis or Boise or Folsom or Richardson or San Jose
$206k-$410k/yr OnsiteFull Time
10+ YOE10+ years in digital/ASIC design with chip/design lead ownership; SystemVerilog RTL; synthesis/timing tools; cross-team integration leadership.
SystemVerilog, DC, Genus, PrimeTime, Tempus
2mo
Save
Mark Applied
Hide
SMTS Design Verification Engineer
Minneapolis or Boise or Folsom or Richardson or San Jose
$178k-$389k/yr OnsiteFull Time
6+ YOEBS/MS/PhD in EE/CE or related; 6+ years UVM/SystemVerilog functional verification; experience building UVM testbenches, coverage-driven methodology, protocol/interface verification, RTL/testbench debug, and post-silicon bring-up support.
UVM, SystemVerilog, SystemVerilog Assertions (SVA), JasperGold, VC Formal, Verilog-AMS, Real-number modeling (RNM), ATE
2w
Save
Mark Applied
Hide
Embedded Hardware Engineer (Onsite)
Burnsville or Cedar Rapids
$69k-$131k/yr OnsiteFull Time
2+ YOEU.S. citizenship required; STEM degree plus 2+ years relevant experience or an advanced degree. Experience with FPGA/HDL (SystemVerilog, Verilog, VHDL), Xilinx Vivado or Intel Quartus, RTL design, microcontrollers/embedded systems, and lab debugging tools.
SystemVerilog, Verilog, VHDL, Xilinx Vivado, Intel Quartus, oscilloscopes, logic analyzers, C/C++
2mo
Save
Mark Applied
Hide
DMTS Digital Design Engineer / Chip Lead
Minneapolis or Boise or Folsom or Richardson or San Jose
$206k-$410k/yr OnsiteFull Time
10+ YOE10+ years ASIC/digital design experience with prior tape-out; BS/MS/PhD in EE/CE or related; expert SystemVerilog; synthesis (Design Compiler/Genus), static timing analysis (PrimeTime/Tempus), RTL simulation (VCS/Xcelium), CDC tools; chip architecture and IP integration experience.
SystemVerilog, Synopsys Design Compiler, Cadence Genus, PrimeTime, Tempus, VCS, Xcelium, Verdi, DVE, SpyGlass, JasperGold
1mo
Save
Mark Applied
Hide
Product Owner - Fixed Infrastructure (Eden Prairie, MN, US, 55344)
Eden Prairie or United States
$120k-$140k/yr HybridFull Time
10+ YOEBachelor's degree or equivalent, 10+ years in engineering/product management for hardware, strong RF/hardware background, experience with Agile, building RTLS fixed-infrastructure products for industrial or healthcare use cases.
Bluetooth Low Energy (BLE), WiFi, LoRa, Ethernet, Cellular, Low-frequency (LF), RFID, NFC, PCBA, Agile
1mo
Save
Mark Applied
Hide
Product Owner - BLE/ LF Tags (Eden Prairie, MN, US, 55344)
Eden Prairie, Minnesota, United States
$120k-$130k/yr HybridFull Time
10+ YOEProduct ownership of RTLS BLE/LF tags; gather market requirements, define features and acceptance criteria, manage roadmaps, work with cross-functional hardware and cloud teams. Requires 10+ years in engineering/product for hardware, RF knowledge, Agile experience, and strong communication.
RTLS, BLE, LF, PCBA, RF, Agile, IoT