2mo
Save
Mark Applied
Hide
RTL Design Engineer
Ottawa or Vancouver or Markham
$155k-$233k/yr HybridFull Time
RTL design in I/O protocols, multi-clock micro-architecture, debugging, and cross-functional collaboration.
RTL, DFT, Firmware, Verificiation, Emulation, Synthesis, STA
2mo
Save
Mark Applied
Hide
RTL Design Engineer
Ottawa or Vancouver or Markham
$155k-$233k/yr HybridFull Time
Experience in RTL design and micro-architecture for multi-clock high-frequency I/O protocols (USB, PCIe, CXL, UCIe), scripting (Python/Perl), and digital front-end flows; Master's/Bachelor's in electrical engineering preferred.
USB, PCIe, CXL, UCIe, Ultra Accelerator Link (UALink), Python, Perl, Emulation, DFT, Synthesis, Equivalence Checking, Clock-Domain Crossing (CDC) Analysis, Linting, Static Timing Analysis (STA), RTL
6d
Save
Mark Applied
Hide
Senior RTL Design Engineer
Markham or Vancouver or Ottawa
HybridFull Time
Hands-on IP RTL design experience, Verilog HDL coding, AI-assisted RTL integration, timing/LINT/CDC closure, multi-clock-domain design; Bachelors in Computer or Electrical Engineering.
Verilog HDL, AI-generated RTL, lint, CDC, PCI Express (PCIe)
6d
Save
Mark Applied
Hide
Principal RTL Design Engineer
Burnaby, British Columbia, Canada
$86k-$186k/yr OnsiteFull Time
2+ YOE2+ years ASIC development experience; strong RTL design/verification skills in Verilog/SystemVerilog/VHDL; experience with lab debugging, C/C++, scripting (Python, Perl, TCL, Shell); degree in electrical/computer engineering or related field.
Verilog, SystemVerilog, VHDL, C, C++, Python, Perl, TCL, Shell, oscilloscope, logic analyzer
1mo
Save
Mark Applied
Hide
Camera Frontend Implementation Engineer
Vancouver, British Columbia, Canada
$90k-$135k/yr OnsiteFull Time
2+ YOEDegree in engineering or science (BS/MS/PhD) with 1–2+ years ASIC design experience; experience with RTL-to-GDS2 flow, synthesis, static timing analysis, formal/low-power verification, physical design, ECO generation, and scripting.
RTL, GDS2, Netlist, synthesis, static timing analysis, formal verification, physical design, ECO generation
2mo
Save
Mark Applied
Hide
SoC Development Engineer
Vancouver, British Columbia, Canada
$91k-$135k/yr HybridFull Time
Bachelor’s in EE/CE/CS with strong debugging, digital logic design, RTL/verification (UVM/FPV); proficient in C/C++, Python, Verilog/SystemVerilog; internship/1+ year experience preferred.
C, C++, Python, Java, Verilog, SystemVerilog, UVM, FPV, Jira, Confluence, NVMe, PCIe, DDR, ARM
3w
Save
Mark Applied
Hide
Full Stack Web Developer (Next.js / TypeScript / Node.js)
Vancouver, British Columbia, Canada
$105k-$143k/yr HybridFull Time
3+ YOE3+ years experience with Next.js, TypeScript, and Node.js; experience with NestJS, React, Contentful, third-party API integrations, Git, testing (Jest/RTL), CI/CD, REST/GraphQL; Bachelor's degree in CS/Engineering or equivalent.
Node.js, NestJS, Contentful, React, Next.js, JavaScript, TypeScript, Git, Jest, React Testing Library, GitLab, GitHub Actions, RESTful, GraphQL, CDN
Explore Jobs