8 rtl engineer jobs at 2 companies in Indiana
3mo
Save
Mark Applied
Hide
FPGA Engineer (IN, Indianapolis)
Indianapolis, Indiana, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
RTL, C/C++, Python, VHDL, Verilog, Tcl; hardware security, System Integration, cryptography; Xilinx, Versal, Stratix, Vivado; FPGA verification tools; cocotb, pyuvm; travel up to 10%; must be able to obtain an US government security clearance.
RTL, C/C++, Python, VHDL, Verilog, Tcl, Vivado, GHDL, Questa, Quartus Prime, Zynq, Versal, Agilex, AXI, ACE, Avalon, IP Core, FPGA verification tools, cocotb, pyuvm
3mo
Save
Mark Applied
Hide
FPGA Engineer (IN, Lafayette)
Lafayette, Indiana, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Experience with RTL, C/C++, Python, VHDL/Verilog; hardware security; FPGA development and verification; Xilinx/Intel FPGA tools; system integration.
VHDL, Verilog, Tcl, Python, C, C++, Vivado, GHDL, Questa, Quartus Prime, Xilinx, Versal, ACEs, AXI, Avalon, Zynq, Agilex, IP core
1mo
Save
Mark Applied
Hide
Sr Principal Electrical Engineer - ASIC/FPGA (Onsite)
Fort Wayne, Indiana, United States
$132k-$252k/yr OnsiteFull Time
10+ YOESTEM degree with 10+ years experience (or advanced degree with 7+ years). Must be U.S. citizen, able to obtain/maintain DoD Secret clearance. Hands-on RTL design (VHDL/Verilog), RTL verification, timing closure, ASIC/FPGA tool proficiency.
VHDL, Verilog, SystemVerilog, ModelSim, Synplify, Quartus, Vivado, QuestaSim, Unix, Linux, C, C++, Python, Perl, shell
1mo
Save
Mark Applied
Hide
FPGA Verification Engineer II (Onsite)
Fort Wayne, Indiana, United States
$69k-$131k/yr OnsiteFull Time
2+ YOERequires U.S. citizenship and active transferable DoD Secret clearance, STEM degree, ~2+ years experience, RTL coding (VHDL/Verilog), SystemVerilog/OVM/UVM testbench development, and familiarity with revision control and verification methodologies.
SystemVerilog, OVM, UVM, VHDL, Verilog, Git, Subversion, Unix, C++, Perl, Questasim, Synplify, Quartus, Vivado
2w
Save
Mark Applied
Hide
Principal Engineer - FPGA/ASIC Design
Indianapolis or West Lafayette
$113k-$184k/yr HybridFull Time
3+ YOEDesign, verify, integrate and test FPGA/ASIC solutions; develop RTL (VHDL/Verilog/SystemVerilog); achieve timing closure; lab validation; scripting and version control experience; U.S. citizenship required.
VHDL, Verilog, SystemVerilog, ILA, JTAG, TCL, Python, Shell, Git, SVN, Actel, Xilinx, MATLAB, Simulink, Cameo Systems Modeler (MagicDraw), Windows, Linux
1mo
Save
Mark Applied
Hide
Senior Electrical Engineer - ASIC/FPGA (Onsite)
Fort Wayne, Indiana, United States
$87k-$165k/yr OnsiteFull Time
5+ YOEU.S. citizenship and active DoD Secret clearance required. Typically requires a STEM degree (Bachelor's +5 years or Advanced Degree +3 years). Experience with RTL coding (Verilog/VHDL), System Verilog testbenches, FPGA/ASIC design, timing closure, and verification tools. Familiarity with Git/Subversion, Unix, and C/C++ or Perl.
Verilog, VHDL, System Verilog, ModelSim, Synplify, Quartus, Vivado, Git, Subversion, Unix, C/C++, Perl
1mo
Save
Mark Applied
Hide
Senior ASIC/FPGA Verification Engineer (Onsite)
Fort Wayne, Indiana, United States
$87k-$165k/yr OnsiteFull Time
5+ YOERequires U.S. citizenship and active transferable DoD Secret clearance, STEM degree with 5+ years experience (or advanced degree with 3+ years), expertise in RTL verification using SystemVerilog/OVM/UVM, VHDL/Verilog, and revision control tools.
SystemVerilog, OVM, UVM, VHDL, Verilog, Git, Subversion, QuestaSim, Synplify, Quartus, Vivado, Unix, Linux
1mo
Save
Mark Applied
Hide
Principal FPGA/ASIC Verification Engineer (Onsite)
Fort Wayne, Indiana, United States
$108k-$205k/yr OnsiteFull Time
5+ YOEU.S. citizen with active transferable DoD Secret clearance, STEM degree plus 8+ years (or advanced degree plus 5+ years), experience with VHDL/Verilog/SystemVerilog, UVM/OVM, RTL verification, Git/Subversion, and mentoring technical teams.
SystemVerilog, OVM, UVM, VHDL, Verilog, Git, Subversion, Unix, Linux, C, C++, Python, Perl, shell, QuestaSim, Synplify, Quartus, Vivado