3mo
Save
Mark Applied
Hide
RTL Design Engineer
Cary, North Carolina, United States
OnsiteFull Time
Bachelor's in Electrical Engineering; RTL design, Verilog/SystemVerilog; mixed-signal concepts; scripting; GenAI experience preferred.
Verilog, SystemVerilog, Verilog simulators, linters, CDC, RDC, LEQ, UPF, Perl, Python, JSON, GenAI tools, Digital signal processing
2mo
Save
Mark Applied
Hide
RISCV CPU System RTL Engineer
Santa Clara or San Diego or Austin or Raleigh
$142k-$213k/yr OnsiteFull Time
1+ YOEMaster's (1+ yr) or Bachelor's (2+ yrs) in EE/CE/CS; 1–3 years CPU RTL experience; deep microarchitecture knowledge; proficiency in Verilog/VHDL; experience with power management, debug/trace, and strong documentation and communication skills.
Verilog, VHDL, Perl, Python
3mo
Save
Mark Applied
Hide
Digital Design Engineer
Austin or Greensboro or Chandler
HybridFull Time
2+ YOEDegree in Electrical or Computer Engineering; 2+ years digital IC design; Verilog RTL; digital design flow; state machines; CMOS VLSI knowledge; strong problem solving.
Verilog, UVM, MATLAB, Simulink
17h
Save
Mark Applied
Hide
Senior Physical Design Engineer
Hillsboro or Redmond or Mountain View or Raleigh or Austin
$120k-$235k/yr HybridFull Time
5+ YOEExperience in SOC physical design, low-power methodology, RTL-to-GDS implementation, signoff (timing, physical verification, EMIR, formal equivalence), and collaboration across CAD, RTL, architecture, and power teams.
PrimePower
1mo
Save
Mark Applied
Hide
Principal Design Engineer
San Jose or Cary
$137k-$254k/yr OnsiteFull Time
1+ YOEBS/MS/PhD in Electrical Engineering with 7/5/1+ years respectively; experience with Cadence Innovus/Tempus/QRC/Voltus/Pegasus and Palladium/Protium; Linux and Shell/Perl/TCL scripting; RTL synthesis, floorplanning, timing closure, IR drop, and industry interfaces (PCIe, DDR, LPDDR, SRAM, UCIe).
Innovus, Tempus, QRC, Voltus, Pegasus, Palladium, Protium, Linux, Shell, Perl, TCL
1mo
Save
Mark Applied
Hide
Senior Staff Engineer, Digital IC Design
Morrisville, North Carolina, United States
$136k-$201k/yr OnsiteFull Time
3+ YOEBachelor’s in CS/EE (5+ years) or MS/PhD (3+ years); strong SystemVerilog RTL, SoC and multi-clock design, RTL/synthesis/timing/verification expertise, SVA/formal knowledge; Python/Perl/Tcl/UNIX shell desirable; strong communication and documentation.
SystemVerilog, SVA, AXI, DDR, Ethernet, PCIe, Python, Perl, Tcl, UNIX shell
2d
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Santa Clara or Durham
$168k-$311k/yr OnsiteFull Time
8+ YOEMasters in EE/CE (or equivalent),8+ years ASIC design experience,micro-architecture and RTL in Verilog,ASIC flow knowledge,EMR not applicable.
Verilog, Python, Perl, C, C++
3w
Save
Mark Applied
Hide
FPGA Systems Development Engineer
Copenhagen or Durham
OnsiteFull Time
Bachelor's in electrical/computer engineering, hands-on FPGA/SoC programming experience, strong communication and problem-solving, ability to work on multiple projects and deliver high-quality results.
FPGA, SoC, HDL, IP, RTL, Intel-Altera, AMD-Xilinx, C/C++, Python, TCL, ATE
2d
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Santa Clara or Durham
$168k-$311k/yr OnsiteFull Time
8+ YOEMasters in EE/CE,8+ years ASIC design experience,micro-architecture and RTL development in Verilog,knowledge of full ASIC flow including synthesis,timing,DFT and lab bring-up.
Verilog, Python, Perl, C++, PCI-Express, CXL
1mo
Save
Mark Applied
Hide
ASIC Physical Design Technical Lead
San Jose or Austin or Research Triangle Park
$184k-$264k/yr OnsiteFull Time
3+ YOEBachelor/Master/PhD in Electrical Engineering with 3+–8+ years physical design experience; RTL-to-GDSII tapeout experience at advanced nodes; experience with Innovus, Tempus/Primetime, Redhawk/Voltus, Calibre/Pegasus, UPF, and Python.
Innovus, Tempus, Primetime, Redhawk, Voltus, Calibre, Pegasus, Python, UPF
1mo
Save
Mark Applied
Hide
MTS Digital Engineering
Morrisville, North Carolina, United States
$58k-$108k/yr HybridFull Time
0+ YOEBS EE (2-3 years) or MS EE/CE (0-1 year). Strong digital RTL design experience with Verilog/SystemVerilog, STA/CDC/Lint/DFT/BIST tools, plus Python/Perl scripting and simulation/debug skills.
SystemVerilog, Verilog, Python, Perl, Static Timing Analysis (STA), LEC, CDC, RDC, Lint, DFT, BIST
9h
Save
Mark Applied
Hide
Hardware Designer
Raleigh or United States
RemoteFull Time
5+ YOE5+ years electronics design experience, Bachelor's in Electrical/Computer Engineering or equivalent, strong high-speed circuit and PCB design skills, FPGA familiarity, prototype bring-up and lab verification experience.
LTSpice, OrCAD Capture CIS, Cadence CIS, Cadence Allegro, Verilog, RTL, HLS, optical test sets, signal analyzers, GHz+ oscilloscopes, VNAs, signal generators
Explore Jobs