60 rtl engineer jobs at 9 companies in Richardson, TX

1mo
Save
Mark Applied
Hide
HBM Sr RTL Engineer
Richardson, Texas, United States
OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
1+ YOEDigital RTL design experience; SystemVerilog/Verilog proficiency; RTL-to-GDS flow knowledge; scripting in Python/TCL/Perl; cross-functional collaboration.
SystemVerilog, Verilog, Python, TCL, Perl, Shell scripting
1mo
Save
Mark Applied
Hide
HBM Sr RTL Engineer
Richardson, Texas, United States
OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
1+ YOEHands-on RTL design and SoC integration experience with SystemVerilog/Verilog, RTL-to-GDS flow knowledge, scripting (Python/TCL/Perl/Shell), and 1+ years related experience; BS/MS in EE/CE preferred.
SystemVerilog, Verilog, Python, TCL, Perl, Shell
3w
Save
Mark Applied
Hide
RTL Design/AMS Verification Engineer
Richardson, Texas, United States
RemoteFull Time
IC Enable
IC Enable: Specialized design and layout services for integrated circuits.
5+ YOE5+ years IC design experience; Verilog RTL design and verification experience; Cadence/Synopsys flows; AMS simulation, synthesis and APR; Bachelor's degree in Electrical Engineering; US work authorization (ITAR) required.
Verilog, Cadence, Synopsys, Python, Perl, Tcl, SKILL
1mo
Save
Mark Applied
Hide
Senior Engineer, Digital Design Engineering
Dallas, Texas, United States
$124k-$175k/yr HybridFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
2+ YOEMaster’s degree in Electrical/Electronic Engineering or Computer Science/Engineering; 2+ years in digital design or related; RTL design, verification, and CAD tools experience.
Verilog, SystemVerilog, Cadence, Synopsys, RTL, Synthesis, Simulation, Lint, CDC
3mo
Save
Mark Applied
Hide
Principal RF Mixed Signal Circuit Design Engineer
Richardson, Texas, United States
$185k-$199k/yr OnsiteFull Time
OSI Systems
OSI SystemsNASDAQ: OSIS: Manufacturer of specialized electronic systems for security and healthcare.
12+ YOEBS in Electrical Engineering, Computer Science, or Computer Engineering; 12 years of relevant experience; expertise in high-speed analog/mixed-signal design; RTL/SystemVerilog; SPICE; DoD clearance is possible.
Cadence, Altium, PADS, SPICE, RTL, SystemVerilog
1mo
Save
Mark Applied
Hide
Digital IC Design Engineer | Custom
Dallas, Texas, United States
OnsiteFull Time
Texas Instruments
Texas InstrumentsNASDAQ: TXN: Designs and manufactures semiconductors and integrated circuits.
8+ YOEBachelor's in EE/ECE/Computer Engineering, 8 years engineering experience including 3 years mixed-signal design verification, experience with Gates+SDF timing verification, automation scripting, and mixed-signal verification flows.
JasperGold, Gates+SDF, RTL, STA
2w
Save
Mark Applied
Hide
Full Time Raytheon 2026 - Digital Design Electrical Engineer II
McKinney, Texas, United States
$69k-$131k/yr OnsiteFull Time
RTX
RTXNYSE: RTX: RTX provides advanced aerospace and defense systems and services.
Master's in EE/Computer Engineering or related STEM, experience with FPGAs (Xilinx/Altera), RTL design (Verilog/VHDL), UVM, scripting (Python/Perl/Shell), waveform/log debugging, and ability to obtain/maintain U.S. security clearance (Secret).
Xilinx, Altera, Verilog, VHDL, UVM, Python, Perl, Shell
1mo
Save
Mark Applied
Hide
Principal Engineer, Digital Design (IO Subsystem)
Allen, Texas, United States
OnsiteFull Time
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
10+ YOEBachelor's in EE (Master's preferred), 10+ years digital IC/RTL design, expert SystemVerilog, Python, UVM, UPF/STA/timing signoff, DFT experience, and strong cross-functional collaboration.
SystemVerilog, Python, UVM, UPF, STA, DFT, AI/ML
1mo
Save
Mark Applied
Hide
Principal Engineer DSP PHY Digital Design
Dallas, Texas, United States
HybridFull Time
Infineon Technologies
Infineon TechnologiesFrankfurt Stock Exchange: IFX: Designs and manufactures semiconductors for power and IoT systems.
10+ YOEB.S. +10 yrs or M.S. +7 yrs in EE/CE or related; strong digital communications/DSP fundamentals; experience with high-speed wireline DSP (FFE/DFE, CDR, FEC), RTL design/verification; C++, MATLAB proficiency.
C++, MATLAB, Python
1mo
Save
Mark Applied
Hide
Full Stack Engineer (Delivery Toolkit)
Atlanta or Austin or Chicago or Dallas or Houston
$93k-$112k/yr HybridFull Time
Bain & Company
Bain & Company: Provides global management consulting and strategy advisory services.
2+ YOEBachelor's degree or equivalent; 2+ years building web or backend services; strong TypeScript, Node.js, FastAPI/Python, SQL/Postgres, testing, and practical AWS experience; familiarity with CI/CD, Docker, and IaC.
Svelte, SvelteKit, React, TypeScript, Node.js, Python, FastAPI, Zod, Pydantic v2, PostgreSQL, SQL, SQLAlchemy, Docker, Vitest, RTL, Jest, pytest, Playwright, OpenAPI, GitHub Actions, Cursor, GitHub Copilot, S3, RDS, Lambda, ECS, CloudWatch, IAM, API Gateway, SQS, SNS, EventBridge, ECR, Terraform, CloudFormation, CDK
3w
Save
Mark Applied
Hide
FPGA Implementation Specialist – 5G Radio Unit Digital Front End & High-PHY Solutions
Plano, Texas, United States
$105k-$195k/yr OnsiteFull Time
Nokia
NokiaNYSE: NOK: Sells telecommunications infrastructure and software for global network operators.
3+ YOEBachelor's in engineering, 3+ years FPGA development experience in telecom, strong RTL skills (VHDL/Verilog/SystemVerilog), experience with Vivado/Vitis and AMD Versal, DSP and FPGA implementation (synthesis, place-and-route, timing), lab validation and strong technical communication.
VHDL, Verilog, SystemVerilog, Vivado, Vitis, AMD Versal