20 rtl engineer jobs at 8 companies in Superior, CO

1mo
Save
Mark Applied
Hide
VLSI RTL design engineer
Fort Collins or Austin
$106k-$183k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
3+ YOEBS/MS in EE/CS/CSE with 3+ years hardware design experience; experience in Digital RTL design, Verilog HDL, SRAM/Coherent Cache/NOC, scripting; strong communication and problem-solving skills.
Verilog HDL
1w
Save
Mark Applied
Hide
Digital Design RTL Engineer
Fort Collins or San Jose
$122k-$195k/yr OnsiteFull Time
Broadcom
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
8+ YOEBSEE required; 8+ years experience in SoC integration with RTL design in advanced nodes, SystemVerilog proficiency, PPA/CDC/RDC and low-power design knowledge; EMR not mentioned.
SystemVerilog
2mo
Save
Mark Applied
Hide
Senior Electrical Engineer
Denver, Colorado, United States
$104k-$164k/yr HybridFull Time
CONMED
CONMEDNYSE: CNMD: Manufacturer of surgical instruments and patient monitoring medical devices.
8+ YOEBS Electrical Engineering with 8+ yrs (MS 6+ yrs) of hands-on, complex analog/digital/mixed-signal design; FPGA/RTL; PLM; EMC/patient-safety standards.
Altium Designer, MATLAB, Windchill, Verilog, SystemVerilog, PCB Layout, Oscilloscope, Multimeter, Logic Analyzer, Schematic Capture, FPGA Design, RTL Design
2mo
Save
Mark Applied
Hide
Senior FPGA Engineer - Control Systems
Boulder or Austin or Berkeley
$140k-$175k/yr OnsiteFull Time
Atom Computing: Building scalable quantum computers using arrays of neutral atoms.
5+ YOESenior FPGA engineer with 5+ years in FPGA/digital design; BS in EE/Physics or related field; strong SystemVerilog, RTL, Xilinx Vivado, Zynq, C/C++, Python; Linux experience; willing to learn quantum concepts.
RTL, SystemVerilog, VHDL, Vivado, Xilinx Zynq, Git, Yocto, C, C++, Python, Linux, Prototyping
2mo
Save
Mark Applied
Hide
Senior Avionics FPGA Design & Verification Engineer - TeraWave
Seattle or Los Angeles or Denver
$157k-$220k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOE7+ years in digital design/SoC architecture; SystemVerilog/Verilog RTL; FPGA/SoC integration; timing and bus protocols; RTL simulation and debugging; hardware design verification.
SystemVerilog, Verilog, QuestaSim, FPGA, SoC, RTL, AXI, AHB
2mo
Save
Mark Applied
Hide
Senior Electronics Engineer II
Westminster, Colorado, United States
$120k-$161k/yr OnsiteFull Time
CesiumAstro
CesiumAstro: Develops phased array communication systems for satellites and aircraft.
6+ YOEBS in Electrical Engineering; 6+ years in board-level electronics design, analysis, and test; strong RTL/FPGA, HDL, SDR, and telemetry experience; excellent communication.
Altium Designer, Siwave, ADS SIPro, Mentor Hyperlynx
2d
Save
Mark Applied
Hide
Hardware Engineer
Colorado Springs or Irvine or Longmont or Fremont or Rochester or San Jose
$91k-$113k/yr OnsiteFull Time
Western Digital
Western DigitalNASDAQ: WDC: Design and manufacture data storage devices and systems.
Early-career candidates pursuing or recently completing an engineering degree; familiarity with hardware, firmware, ASIC/SoC, or systems; programming and design experience through coursework or projects; strong analytical and communication skills.
Verilog/SystemVerilog, RTL, FPGA, C, C++, Assembly, Python, Java, Go, SQL, JavaScript, Git, Linux, IDE, CAD, Microsoft Office, RTOS
2d
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Boulder or Beaverton
$149k-$277k/yr HybridFull Time
Ralliant Corporation
Ralliant CorporationNYSE: RAL: Global provider of precision instruments, sensors, and monitoring solutions.
5+ YOEBS in Electrical Engineering,5+ years ASIC/SoC physical design experience from RTL to GDS,static timing and signoff expertise,proficiency with Cadence/Synopsys/Siemens EDA and scripting (Tcl,Python,Perl,shell).
Cadence, Synopsys, Siemens EDA, Tcl, Python, Perl, shell
2d
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Boulder or Beaverton or Louisville
HybridFull Time
Ralliant
RalliantNew York Stock Exchange: RAL: Sells precision instruments and sensors for diverse industrial sectors.
5+ YOEBS in Electrical Engineering, 5+ years ASIC physical design experience from RTL to GDS, proficiency with Cadence/Synopsys/Siemens EDA, static timing analysis, signoff checks, and scripting (Tcl, Python, Perl, shell).
Cadence, Synopsys, Siemens EDA, Tcl, Python, Perl, shell
1mo
Save
Mark Applied
Hide
FPGA DSP Engineer
Fort Collins, Colorado, United States
$143k-$191k/yr OnsiteFull Time
Anduril Industries
Anduril Industries: Defense technology building autonomous military hardware and software.
12+ YOEBachelor's in EE/CE or related; 12+ years FPGA design experience; expert in RTL (SystemVerilog/VHDL), Xilinx toolchains (Vivado/Quartus), DSP implementation on FPGAs; FPGA verification and timing closure experience; eligible for U.S. Secret clearance.
SystemVerilog, VHDL, Vivado, Quartus, MATLAB, Git, Xilinx
1mo
Save
Mark Applied
Hide
Software Development Engineer, Bespoke Solutions; ADC Hardware & Software Team
Denver, Colorado, United States
$144k-$194k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
3+ YOEBachelor's degree (CS or equivalent), 3+ years system design/architecture, 2+ years system programming (C/C++/Rust), active TS/SCI clearance, embedded/firmware and security/crypto experience preferred.
Rust, C, C++, ARM, RISC-V, Linux, RTL, CI/CD, FPGA, AWS

Explore Jobs

Expand Your Job Search