Logiqal: Developing modular quantum computing systems using neutral atom technology.
Experienced in FPGA/ASIC digital logic design and verification, RTL and low-latency firmware for multi-domain clock systems; familiarity with Xilinx/AMD RFSoC platforms preferred.
Tempe or San Jose or San Francisco or New York City
$133k-$210k/yrOnsiteFull Time
ViasatNASDAQ: VSAT: Provider of global satellite-based connectivity and secure communication solutions.
4+ YOEBachelor's degree or equivalent in electrical or computer engineering, 4+ years in high-speed digital board design and FPGA/RTL development, US citizenship, Secret clearance eligibility, and up to 10% travel.
Customer Projects Hardware Engineer – Aerospace, Defense & Government (ADG)
Hazlet or Portsmouth
$135k-$195k/yrOnsiteFull Time
Altera: Manufacturer of field-programmable gate arrays and programmable logic devices.
6+ YOEBachelor's in EE/CE or related, 6+ years hardware design/RTL/board-level experience, FPGA systems familiarity, high-speed interface knowledge (DDR, PCIe, Ethernet), lab debugging experience, eligible for U.S. security clearance.
Kontakt.io: Provides AI-powered IoT platforms for hospital operational intelligence.
5+ YOE5+ years hardware product management; BLE/RTLS experience; hands-on hardware development; experience with Chinese manufacturers; willing to travel; cross-functional collaboration.
Two Sigma: Systematic investment management and quantitative trading firm.
1+ YOEMinimum 1 year RTL design and verification experience, proficiency in SystemVerilog and Python, FPGA/ASIC knowledge, timing analysis, network protocol familiarity; C++ is a plus.
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
2+ YOEMaster’s degree in Electrical/Electronic/Computer Engineering or related field; 2+ years in digital design/mixed-signal verification; experience with RTL, Verilog/SystemVerilog, and ASIC/FPGA design flows.
Jane Street: Proprietary quantitative trading and technology firm.
8+ YOE8+ years building and running physical design flows; ability to own PD flow end-to-end, read and write RTL, and use high-level programming to improve hardware tools.
Waymo: Autonomous driving technology for ride-hailing and logistics.
5+ YOEBS in Computer Engineering or equivalent experience; 5+ years with SystemVerilog, ASIC RTL design, and microarchitecture; 3+ years designing high-performance CPU, GPU, or NPU cores; Python or C++.
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yrHybridFull Time
Anthropic: Developing safe and reliable artificial intelligence systems.
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
Santa Clara or Alabama or New Mexico or France or Alaska or Arizona or Florida or Colorado or Boston or California or Canada or New York or New York
OnsiteFull Time
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
Experience developing and debugging upstream Linux kernel for concurrency and high core-count servers, debugging CPU/SoC bugs, working with CPU architects/RTL, Linux on FPGA/emulation, virtualization, and familiarity with RISC-V.
SimpleCITI: Vertically integrated real estate and capital markets investment platform.
Existing book of business in real estate lending; experience originating, brokering, sourcing, or structuring real estate loans; knowledge of bridge, RTL, DSCR, fix-and-flip, investor or hard money loans; established relationships with borrowers, brokers, developers, investors or referral partners; self-directed, production-focused with strong comm...