21 rtl jobs at 15 companies in New York City, NY

1mo
Save
Mark Applied
Hide
RTL Design Engineer
New York City or Palo Alto or London
$205k-$285k/yr HybridFull Time
Normal Computing
Normal Computing: Building probabilistic AI and thermodynamic computing for semiconductor design.
Production SystemVerilog RTL experience, verification with UVM/cocotb/formal, taped-out silicon, ASIC/SoC design background, simulation and timing collaboration experience.
SystemVerilog, UVM, cocotb, formal, Chipyard, OpenTitan, CVA6, RISC-V
4w
Save
Mark Applied
Hide
FPGA Engineer - Control Systems
Princeton, New Jersey, United States
$150k-$235k/yr OnsiteFull Time
Logiqal
Logiqal: Developing modular quantum computing systems using neutral atom technology.
Experienced in FPGA/ASIC digital logic design and verification, RTL and low-latency firmware for multi-domain clock systems; familiarity with Xilinx/AMD RFSoC platforms preferred.
RTL, FPGAs, ASICs, Xilinx, AMD, RFSoC
3d
Save
Mark Applied
Hide
Hardware Design Engineer
Tempe or San Jose or San Francisco or New York City
$133k-$210k/yr OnsiteFull Time
Viasat
ViasatNASDAQ: VSAT: Provider of global satellite-based connectivity and secure communication solutions.
4+ YOEBachelor's degree or equivalent in electrical or computer engineering, 4+ years in high-speed digital board design and FPGA/RTL development, US citizenship, Secret clearance eligibility, and up to 10% travel.
SystemVerilog, Verilog, VHDL, AMD Vivado, Intel Quartus, Synopsys Synplify, Mentor Xpedition, Cadence, Altium, HyperLynx, Python, TCL, Perl, ModelSim, Questa, Git, Claude Code, Copilot, DDR4, SERDES, UART, I2C, SPI, LVDS, FPGA, RTL, SoC, ADC, DAC, CI/CD, AI
2mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Chicago or New York City or London
$225k-$325k/yr OnsiteFull Time
DRW
DRW: Technology-driven principal trading firm operating in global financial markets
3+ YOEBachelor's in Computer or Electrical Engineering, 3+ years FPGA/hardware engineering experience, RTL/Verilog expertise, FPGA design flow experience, knowledge of TCP/IP, strong autonomous and problem-solving skills.
Verilog, System Verilog, RTL, XILINX, ALTERA, TCP/IP, synthesis, place & route, static timing analysis
2mo
Save
Mark Applied
Hide
Staff Engineer, Digital ASIC Design (CONTRACT)
Burlington or New York
HybridContract
Butterfly Network
Butterfly NetworkNYSE: BFLY: Handheld whole-body ultrasound scanners powered by semiconductor technology.
8+ YOEBS/MS/PhD in EE/CE; 8+ yrs in digital IC/ASIC/SoC; RTL ownership; SystemVerilog/Verilog; high-throughput datapaths; silicon constraints; SV/UVM; Python/cocotb; post-silicon bring-up.
SystemVerilog/Verilog, UVM, Python, cocotb, RTL, RTL verification, Fixed-point modeling
1mo
Save
Mark Applied
Hide
Customer Projects Hardware Engineer – Aerospace, Defense & Government (ADG)
Hazlet or Portsmouth
$135k-$195k/yr OnsiteFull Time
Altera
Altera: Manufacturer of field-programmable gate arrays and programmable logic devices.
6+ YOEBachelor's in EE/CE or related, 6+ years hardware design/RTL/board-level experience, FPGA systems familiarity, high-speed interface knowledge (DDR, PCIe, Ethernet), lab debugging experience, eligible for U.S. security clearance.
oscilloscope, logic analyzer, RTL, PCIe, Ethernet, DDR
3mo
Save
Mark Applied
Hide
FPGA Engineer
Hong Kong or London or New York or Singapore or Sydney
$125k-$350k/yr OnsiteFull Time
Citadel Securities
Citadel Securities: Global market maker providing liquidity for financial markets.
Bachelor’s/Master’s/PhD in EE, CS, or CE; strong System Verilog/VHDL; hardware/RTL design; low-latency trading knowledge; good communication.
SystemVerilog, VHDL, Python, C, Tcl, Bash
3mo
Save
Mark Applied
Hide
Senior Hardware Product Manager
New York City, New York, United States
$160k-$180k/yr OnsiteFull Time
Kontakt.io
Kontakt.io: Provides AI-powered IoT platforms for hospital operational intelligence.
5+ YOE5+ years hardware product management; BLE/RTLS experience; hands-on hardware development; experience with Chinese manufacturers; willing to travel; cross-functional collaboration.
BLE, Embedded Firmware, Hardware Design, Manufacturing
1mo
Save
Mark Applied
Hide
Two Sigma Securities, Hardware Engineer
New York City, New York, United States
$165k-$300k/yr HybridFull Time
Two Sigma
Two Sigma: Systematic investment management and quantitative trading firm.
1+ YOEMinimum 1 year RTL design and verification experience, proficiency in SystemVerilog and Python, FPGA/ASIC knowledge, timing analysis, network protocol familiarity; C++ is a plus.
SystemVerilog, Python, FPGA, ASIC, C++
2mo
Save
Mark Applied
Hide
Senior Engineer, Digital Design Engineering
Somerset, New Jersey, United States
$127k-$175k/yr HybridFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
2+ YOEMaster’s degree in Electrical/Electronic/Computer Engineering or related field; 2+ years in digital design/mixed-signal verification; experience with RTL, Verilog/SystemVerilog, and ASIC/FPGA design flows.
Verilog, SystemVerilog, Cadence, Synthesis, CDC, Verifications tools
1w
Save
Mark Applied
Hide
ASIC Physical Design Engineer
New York City, New York, United States
$250k-$300k/yr OnsiteFull Time
Jane Street
Jane Street: Proprietary quantitative trading and technology firm.
8+ YOE8+ years building and running physical design flows; ability to own PD flow end-to-end, read and write RTL, and use high-level programming to improve hardware tools.
Hardcaml, OCaml, Python, C++, Haskell
1w
Save
Mark Applied
Hide
ML ASIC Design Engineer
Mountain View or New York City
$175k-$215k/yr HybridFull Time
Waymo
Waymo: Autonomous driving technology for ride-hailing and logistics.
5+ YOEBS in Computer Engineering or equivalent experience; 5+ years with SystemVerilog, ASIC RTL design, and microarchitecture; 3+ years designing high-performance CPU, GPU, or NPU cores; Python or C++.
SystemVerilog, Python, C++, Chisel, Scala
1mo
Save
Mark Applied
Hide
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yr HybridFull Time
Anthropic
Anthropic: Developing safe and reliable artificial intelligence systems.
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
EDA tools, UVM, formal methods, place-and-route
3w
Save
Mark Applied
Hide
Linux Kernel Architect
Santa Clara or Alabama or New Mexico or France or Alaska or Arizona or Florida or Colorado or Boston or California or Canada or New York or New York
OnsiteFull Time
SiFive
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
Experience developing and debugging upstream Linux kernel for concurrency and high core-count servers, debugging CPU/SoC bugs, working with CPU architects/RTL, Linux on FPGA/emulation, virtualization, and familiarity with RISC-V.
Linux, OpenSBI, RISC-V, FPGA, Devicetree, ACPI, UEFI, Rust
3mo
Save
Mark Applied
Hide
Commercial Real Estate Loan Originator
Garden City, New York, United States
OnsiteFull Time
SimpleCITI
SimpleCITI: Vertically integrated real estate and capital markets investment platform.
Existing book of business in real estate lending; experience originating, brokering, sourcing, or structuring real estate loans; knowledge of bridge, RTL, DSCR, fix-and-flip, investor or hard money loans; established relationships with borrowers, brokers, developers, investors or referral partners; self-directed, production-focused with strong comm...