1mo
Save
Mark Applied
Hide
Sr. Process Integration Engineer
Seattle, Washington, United States
$114k-$161k/yr OnsiteFull Time
5+ YOEBachelor's in engineering/physics, 5+ years semiconductor process experience including backend/WLCSP/packaging, failure analysis using SEM/TEM/FIB/ion milling/AFM, DOE/SPC/yield analysis, JMP/Minitab/Python/MATLAB, Lean Six Sigma/8D, occasional international travel.
SEM, TEM, FIB, ion milling, AFM, JMP, Minitab, Python, MATLAB
3w
Save
Mark Applied
Hide
Senior Silicon Physical Design and Layout Engineer
Austin or San Diego or Renton or Seattle or California or Texas
$198k-$277k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOEB.S. in EE/CE or related, 7+ years ASIC physical design and layout experience, expertise in digital and analog layout, industry-standard EDA tools (Cadence, Synopsys, Mentor), timing closure, power analysis, and semiconductor process knowledge.
Cadence, Synopsys, Mentor