5 semiconductor process engineer jobs at 2 companies in Sequim, WA
2w
Save
Mark Applied
Hide
Engineer, Process Development (New Process Introduction - NPI)
Saanichton, British Columbia, Canada
$100k-$115k/yr OnsiteFull Time
5+ YOE5+ years hands-on process/product development in semiconductor manufacturing; experience with vacuum/solution deposition, photolithography, DOE/ANOVA, failure analysis, and SOPs; Master's or PhD in engineering or physical science.
ANOVA, Design of Experiments (DOE)
2w
Save
Mark Applied
Hide
Process Engineer (Manufacturing Operations)
Saanichton, British Columbia, Canada
$90k-$105k/yr OnsiteFull Time
5+ YOEBachelor's in engineering, 5+ years manufacturing engineering experience (semiconductor or sensor fabrication preferred), hands-on equipment experience, SQL and statistical analysis (MiniTab/JMP), MES and GD&T experience.
SQL, MiniTab, JMP, MES, CAD
2mo
Save
Mark Applied
Hide
Sr. Process Integration Engineer
Seattle, Washington, United States
$114k-$161k/yr OnsiteFull Time
5+ YOEBachelor's in engineering/physics, 5+ years semiconductor process experience including backend/WLCSP/packaging, failure analysis using SEM/TEM/FIB/ion milling/AFM, DOE/SPC/yield analysis, JMP/Minitab/Python/MATLAB, Lean Six Sigma/8D, occasional international travel.
SEM, TEM, FIB, ion milling, AFM, JMP, Minitab, Python, MATLAB
2w
Save
Mark Applied
Hide
Engineer - Materials & Process Sr - Solar Modules
Seattle or Denver
$134k-$203k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBachelor's in materials/chemistry/physics/engineering,8+ years in manufacturing/fabrication/lab,experience with semiconductor/optoelectronic/photovoltaic devices,expertise in bonding/lamination/encapsulation/adhesives,US work authorization required.
1mo
Save
Mark Applied
Hide
Senior Silicon Physical Design and Layout Engineer
Austin or San Diego or Renton or Seattle or California or Texas
$198k-$277k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
7+ YOEB.S. in EE/CE or related, 7+ years ASIC physical design and layout experience, expertise in digital and analog layout, industry-standard EDA tools (Cadence, Synopsys, Mentor), timing closure, power analysis, and semiconductor process knowledge.
Cadence, Synopsys, Mentor