2mo
Save
Mark Applied
Hide
SoC Design Engineer
Austin, Texas, United States
$122k-$232k/yr HybridFull Time
3+ YOEBachelor's in Electrical/Computer Engineering; 3+ years in microarchitecture/RTL design; clock domain crossing, low-power design; RTL tools, SoC integration.
RTL design, SoC integration tools, NoC architectures, Low-power design, Power-area-timing optimization
1d
Save
Mark Applied
Hide
Datacenter Compute SoC Architect
San Jose or San Diego or Portland or Austin
$211k-$356k/yr OnsiteFull Time
10+ YOE10+ years SoC/compute architecture experience, 3+ years in datacenter/server SoCs; Bachelor’s degree in EE/CE/CS; expertise in CPU/memory/Interconnect, PCIe/CXL, and performance modeling.
C++, SystemC, UCIe, PCIe, CXL, ARM AMBA CHI, AXI
2mo
Save
Mark Applied
Hide
Embedded SoC Architect
Austin or San Jose
$156k-$268k/yr OnsiteFull Time
Experience architecting SoC, processor, accelerator and I/O subsystems; memory and I/O knowledge; BS/MS/PhD in EE/CS; located in Austin, TX or San Jose, CA.
C, C++, HDL, ARM, RISC-V, x86, PCIe, Ethernet, USB, DDR, LPDDR, ONFI, AXI, Firmware, SoC Architecture
5d
Save
Mark Applied
Hide
ASIC SoC Verification Engineer
Austin, Texas, United States
OnsiteFull Time
Experience in SoC/IP/Subsystem verification, SystemC/TLM and RTL verification, hardware emulation familiarity, strong problem-solving and communication; BS required (MS preferred).
SystemC, TLM, RTL, hardware emulation
1w
Save
Mark Applied
Hide
Sr. Staff SoC RTL Engineer
Austin, Texas, United States
OnsiteFull Time
8+ YOEBachelors in EE/CE (or higher),8+ years ASIC/SoC RTL design,strong Verilog/SystemVerilog skills,ARM/AMBA experience,front-end ASIC flow knowledge,experience with tapeout/silicon bring-up,and US work authorization.
Verilog, SystemVerilog, ARM, AMBA, AHB, APB, AXI, LINT, CDC, RDC, UPF, FPGA
2mo
Save
Mark Applied
Hide
SoC QoS/Fabric Performance Engineer, Platform Architecture
Austin, Texas, United States
OnsiteFull Time
Experience with SoC architecture, on-chip interconnects and memory Quality-of-Service; working with hardware and software engineering teams to define platform architecture.
1mo
Save
Mark Applied
Hide
Senior SoC Performance Verification Engineer
Raleigh or Redmond or Austin
$120k-$235k/yr HybridFull Time
1+ YOEDoctorate/MS/BS in EE/CE/CS (or equivalent) with 1/4/5+ years technical engineering experience respectively; ability to pass Microsoft Cloud Background Check and export-control screening; SoC performance verification and System Verilog/UVM, C/C++ experience preferred.
System Verilog, UVM, C, C++
2w
Save
Mark Applied
Hide
Staff Mixed-Signal SOC Engineer – Infrastructure Power
Austin, Texas, United States
HybridFull Time
7+ YOEMSEE or equivalent, 7+ years mixed-signal SoC experience with tapeout-to-production history; deep expertise in analog, digital, verification or system architecture; automated test and silicon validation experience; mentoring ability.
2mo
Save
Mark Applied
Hide
SoC Architect, Memory Subsystem
San Jose or Austin
$151k-$252k/yr OnsiteFull Time
6+ YOE6+ years in computer engineering/memory subsystems; strong knowledge of memory hierarchies, interfaces (DDR/LPDDR/HBM), controllers, caches; experience with PPA optimization; collaboration with software/hardware teams.
DDR memory interfaces, LPDDR, HBM, Memory controllers, Cache subsystems, Cache coherence protocols, Bus protocols (CHI, ACE, AXI), Android ecosystem, Arm architecture, Analysis tools
6d
Save
Mark Applied
Hide
Principal System Architect RF SoC - TeraWave
San Diego or California or Austin or Texas or Kent or Seattle
$269k-$377k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
10+ YOE10+ years RF systems design experience, Bachelor’s in EE/CE or related, networking/MAC/PHY/DSP experience, Matlab/System C/C/C++ proficiency, knowledge of DSP and communications (OFDM,QPSK,QAM), ASIC/FPGA lifecycle experience preferred.
Matlab, System C, C/C++
3w
Save
Mark Applied
Hide
Custom SOC IP Verification Engineer
Santa Clara or Austin
$168k-$311k/yr OnsiteFull Time
6+ YOE6+ years ASIC verification experience with fabric/interconnect/NoC, strong SystemVerilog and UVM skills, knowledge of interconnect protocols (AMBA AXI, CHI), scripting (Python, Perl, TCL), and degree in computer/electrical engineering or equivalent experience.
SystemVerilog, UVM, AMBA AXI, CHI, Python, Perl, TCL, Palladium, Veloce, SVA
2mo
Save
Mark Applied
Hide
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Irvine or Austin or Sunnyvale
$160k-$220k/yr OnsiteFull Time
5+ YOEBachelor’s degree in electrical engineering, computer engineering or computer science; 5+ years ASIC/physical design experience; strong EDA tool knowledge; scripting skills; ability to work extended hours.
EDA tools, Python, Csh/Bash/Shell, Perl, TCL, Makefile
5d
Save
Mark Applied
Hide
ASIC SoC Verification Engineer (788438)
Austin, Texas, United States
HybridFull Time
Experience in SoC/IP/SubSystem verification, SystemC/TLM and RTL environments, hardware emulation, knowledge of high-speed interfaces, strong problem-solving and communication;BS required, MS preferred.
SystemC/TLM, RTL, hardware emulation
2mo
Save
Mark Applied
Hide
SOC Top Level Physical Design Engineer, Annapurna Labs
Cupertino or Austin
$159k-$248k/yr OnsiteFull Time
10+ YOEBS + 10 years or MS + 7 years in EE/CS; 5+ years physical verification; experience with backend physical design flows and industry-standard tools.
Calibre, IC Validator, PVS, Innovus, FC
1mo
Save
Mark Applied
Hide
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration
Austin, Texas, United States
$143k-$266k/yr HybridFull Time
10+ YOEBS/MS in EE, 10+ years digital CMOS IC design experience, Verilog/System Verilog expertise, low-power (UPF/CPF) and clocking/CDC/RDC knowledge, AXI/AHB/APB experience, scripting (Python/Perl/Tcl), and leadership of small design teams.
Verilog, System Verilog, UPF, CPF, AXI, AHB, APB, C, Python, Perl, Tcl, Perforce, Git, Methodics
1mo
Save
Mark Applied
Hide
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration
Austin, Texas, United States
$143k-$266k/yr HybridFull Time
10+ YOEBS/MS in Electrical Engineering, 10+ years digital CMOS IC design experience, expertise in Verilog/System Verilog, UPF/CPF, AXI/AHB/APB, RTL design, synthesis, timing, power analysis, simulation, scripting (Python/Perl/Tcl), and leading small teams.
Verilog, System Verilog, UPF, CPF, AXI, AHB, APB, RISC-V, C, Python, Perl, Tcl, Perforce, Git, Methodics
4d
Save
Mark Applied
Hide
ASIC Engineer, Design
Sunnyvale or Austin
$146k-$209k/yr OnsiteFull Time
6+ YOEBachelor's degree or equivalent,6+ years hardware design experience for production silicon,expertise in microarchitecture,RTL and SoC integration,strong communication and collaboration skills.
RTL, Synthesis, Timing Closure, Formal Verification Methodology, SoC, EMR
1mo
Save
Mark Applied
Hide
Principal System Debug Engineer
Austin or Milpitas
OnsiteFull Time
Senior-level experience in system validation and debug for server/rack platforms, strong knowledge of Arm or x86, PCIe and CXL, OS/firmware/device driver/BIOS interactions, SoC and memory subsystems, and ability to lead cross-functional debug efforts.
PCIe, CXL, Arm, x86, Operating Systems, Device Drivers, BIOS, SoC, RAS
1mo
Save
Mark Applied
Hide
Transition Director (TX, Austin)
Austin or Texas
RemoteFull Time
10+ YOE5+ Mgmt10+ years program/project management, 5+ years leading service transitions, experience with security services (SIEM, SOC, vulnerability management, GRC, forensics), CJIS-compliant background check, U.S. citizenship, travel 25–50%, Microsoft Office proficiency; bachelor’s degree preferred.
Microsoft Word, Microsoft PowerPoint, Microsoft Excel, Microsoft Outlook, SIEM, SOC, GRC
2d
Save
Mark Applied
Hide
Incident Response Analyst I
Austin, Texas, United States
$60k-$94k/yr OnsiteFull Time
3+ YOE3+ years incident response or SOC/IR experience in data center or 24x7 operations; familiarity with UPS/CRAC/PDUs, BMS/DCIM, log sources, SOC 2/HIPAA/NIST; strong analytical and communication skills.
Incident io, Grafana, Ring, JIRA, Teleport, Confluence