66 soc design engineer jobs at 14 companies in San Diego, CA
4w
Save
Mark Applied
Hide
4w
Senior SoC/RTL Design Engineer
San Diego, California, United States
$129k-$173k/yrOnsiteFull Time
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
Design, implement, and verify digital architecture and Verilog RTL for complex ASIC/SoC, perform board design and circuit debug, and collaborate with cross-functional teams.
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Responsible for physical implementation of SoC design partitions from netlist to tapeout; requires experience with complex SoC physical design and strong engineering fundamentals.
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
8+ YOEBachelor's or master's degree in electrical or electronics engineering and 8–10+ years of RTL design experience, including PCIe/CXL subsystems, SystemVerilog/Verilog, ARM SoC integration, AMBA, EDA tools, scripting, and version control.
ArmNASDAQ: ARM: Designs and licenses processor architectures and semiconductor intellectual property.
15+ YOE15+ years in SoC architecture/design with deep interconnect expertise, proven delivery of large-scale SoCs, leadership experience, and strong system-level performance and power optimization skills.
8+ YOE4+ MgmtBachelor's in EE/CE/CS or equivalent,8+ years RTL design with Verilog/System Verilog,4+ years leading IP/SoC teams,ARM/ASIC experience,EM/FPGA bring-up and strong communication.
San Diego or California or Austin or Kent or Texas or Washington
$230k-$323k/yrOnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBS/MS in Electrical Engineering (or related), 8+ years experience in pre- and post-silicon SoC verification, strong SystemVerilog and DSP knowledge, emulation/FPGA/silicon bring-up experience, and verification methodology expertise.
Santa Clara or Mountain View or Hillsboro or Austin or Boise or San Diego or Redmond
$143k-$275k/yrHybridFull Time
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
3+ YOEValidate PCIe IP using UVM testbenches, develop test plans, manage regressions, and meet coverage goals. Requires relevant degree plus 3–8+ years of technical engineering experience and ability to pass Microsoft security screening.
Verilog, System Verilog, UVM, UVM/C, PCIe, NVMe, RDMA, SoC
Principal SoC Integration Flow Architect - Automation
San Jose or San Diego
$211k-$286k/yrOnsiteFull Time
MediaTekTaiwan Stock Exchange: 2454: Designs and develops system-on-chip solutions for electronic devices.
8+ YOEExpertise in SoC integration and RTL design, scripting (Python/Perl/Tcl/C++), familiarity with IP-XACT and EDA integration; 8+ years experience preferred.
General Atomics Aeronautical Systems: Designs and manufactures unmanned aircraft and radar systems.
2+ YOEBachelors in engineering (or equivalent experience) and ~2+ years engineering experience; experience with AMD/Xilinx FPGAs, SoC, embedded firmware, CAD analysis; ability to obtain DoD clearance; US citizenship.
Xilinx/AMD ISE, Vivado, Matlab, Simulink, System Generator, JTAG boundary scan
Revelyst: Designs and manufactures performance gear and precision outdoor technologies.
10+ YOEBachelor's degree in electrical engineering, 10+ years of hardware design experience, consumer electronics production experience, and expertise in SoC/FPGA systems, camera integration, and high-speed multilayer PCB design.
Microchip TechnologyNasdaq: MCHP: Manufacturer of microcontrollers, analog, and mixed-signal integrated circuits.
8+ YOEMaster's or PhD in Electrical Engineering, 8+ years in wireless PHY systems design, signal processing and communication theory, and experience with MATLAB, C/C++, fixed-point simulation, modem design, and IC testing.
TrellisWare Technologies: Provides resilient wireless communication systems and tactical networking solutions.
5+ YOEBachelor's in electrical engineering, 5+ years designing digital hardware, knowledge of microprocessors/SOCs, high-speed buses, schematic/PCB tools, and strong communication and problem-solving skills.
Schematic Capture, PCB layout, Digital Timing Simulators, Signal Integrity Simulators, LPDDR, PCIe, USB, Ethernet, SPI, I2C, SMBus
8+ YOEU.S. authorization required; 8+ years FPGA/SoC experience, bachelor’s in EE/CS or equivalent; expertise with Vivado/Vitis/ISE/Quartus; strong systems-level design, presentation and problem-solving skills.
Vivado, Vitis, ISE, Quartus, ModelSim, Eclipse, Yocto, Linux
Synchron: Developing implantable brain-computer interfaces to restore functional independence.
12+ YOE12+ years experience with end-to-end custom ASIC/SoC development, mixed-signal and analog front-end expertise, strong digital design and verification experience, EE degree (BS required, MS preferred), lab debugging skills, and cross-functional collaboration.