1w
Save
Mark Applied
Hide
Principal Digital Engineer
Woodland Hills, California, United States
$125k-$188k/yr OnsiteFull Time
5+ YOEU.S. citizen with active Secret clearance; extensive experience in high-speed digital design and verification, FPGA/SoC/ASIC implementation (VHDL/Verilog), hardware requirements and verification processes.
VHDL, Verilog, System Verilog, UVM, MATLAB, Simulink, Hardware-In-Loop, FPGA, SoC, ASIC, DO-254
2w
Save
Mark Applied
Hide
Senior Principal Digital Engineer
Woodland Hills, California, United States
$156k-$235k/yr OnsiteFull Time
4+ YOEU.S. citizen with active Secret clearance; STEM degree (BS/MS/PhD) with relevant experience (min 4+ yrs depending on degree); experience in high-speed digital design, FPGA/SoC/ASIC (VHDL/Verilog), design verification, and hardware implementation.
VHDL, Verilog, System Verilog, UVM, FPGA, SOC, ASIC, MATLAB, Simulink, Hardware-In-Loop, DO-254
1w
Save
Mark Applied
Hide
Embedded Flight Software Engineer (Rust)
Santa Barbara, California, United States
$135k-$165k/yr OnsiteFull Time
3+ YOEBachelor's in CS/CE,3+ years high-reliability and embedded software development with Rust or C/C++,1+ year async Rust,ARM/SoC experience,EM optimization,CI/CD experience.
Rust, C/C++, Python, Yocto
1mo
Save
Mark Applied
Hide
Sr Staff Engineer Embedded Software-T6 (AHT)
Northridge, California, United States
$193k-$289k/yr OnsiteFull Time
10+ YOEUS Secret clearance required; advanced degree or extensive experience in STEM; expert C++ and DSP background; real-time multicore/SoC and device driver experience; familiarity with communication protocols (SPI, UART, 1553, ARINC, UAI).
C++, Java, Python, C#, SPI, UART, 1553, ARINC, UAI, Git, VxWorks, JIRA, Confluence, Bitbucket, SonarQube, oscilloscope
1mo
Save
Mark Applied
Hide
Principal Software Engineer, Real-time Embedded, Onsite
Goleta, California, United States
$118k-$225k/yr OnsiteFull Time
8+ YOE8+ years in software design/development with embedded real-time systems; C/C++ experience; embedded processors, FPGA, SOC, and real-time firmware; eligibility for a DoD secret clearance.
C, C++, Embedded Linux, bare metal, DDR, VME, PCIe, SOC, FPGAs, Signal Analysis, Lab Equipment, Visual Studio, Vitis, TortoiseSVN, Jenkins, Jira, Collaborator, MATLAB/Simulink, WPF, MVVM, .NET C#
2w
Save
Mark Applied
Hide
Manager Digital Engineering 2
Woodland Hills, California, United States
$161k-$242k/yr OnsiteFull Time
6+ YOESTEM degree with 6–8+ years relevant experience, experience leading technical teams, digital design/verification knowledge (FPGA/SoC/ASIC), PLM experience, ability to obtain/maintain U.S. security clearance, U.S. citizenship required.
FPGA, SoC, ASIC, Product Lifecycle Management (PLM), Siemens Teamcenter Enterprise, Teamcenter Unified Architecture (UA), Tc AW \u00096 Active Workspace, System Verilog, UVM, Hardware-In-Loop, MATLAB, Simulink, DO-254, RCCAs, BOE, EMV S
6d
Save
Mark Applied
Hide
Technical Project Lead
Santa Barbara, California, United States
$140k-$160k/yr OnsiteFull Time
5+ YOE2+ Mgmt5+ years engineering experience with 2+ years owning technical critical path of embedded hw/sw programs, BS/MS in relevant field, U.S. Person required, familiarity with design controls and verification.
RTOS, I2C, SPI, MIPI CSI, SoC, MPSoC, Jira, SmartSheets, ASPICE, ISO 9001, 8D, RASIC