284 soc jobs at 72 companies in Marble Falls, TX
1mo
Save
Mark Applied
Hide
SoC Architect
San Diego or Austin or Chandler
$309k-$418k/yr HybridFull Time
10+ YOEArchitect scalable SoCs across market segments; deep expertise in compute, power, interconnect, caching, memory, packaging, and performance/power modeling; Bachelor's or Master's in EE/CE and 10 years senior semiconductor experience.
2mo
Save
Mark Applied
Hide
SoC Design Engineer
Austin, Texas, United States
$122k-$232k/yr HybridFull Time
3+ YOEBachelor's in Electrical/Computer Engineering; 3+ years in microarchitecture/RTL design; clock domain crossing, low-power design; RTL tools, SoC integration.
RTL design, SoC integration tools, NoC architectures, Low-power design, Power-area-timing optimization
1w
Save
Mark Applied
Hide
Datacenter Compute SoC Architect
San Jose or San Diego or Portland or Austin
$211k-$356k/yr OnsiteFull Time
10+ YOE10+ years SoC/compute architecture experience, 3+ years in datacenter/server SoCs; Bachelor’s degree in EE/CE/CS; expertise in CPU/memory/Interconnect, PCIe/CXL, and performance modeling.
C++, SystemC, UCIe, PCIe, CXL, ARM AMBA CHI, AXI
1d
Save
Mark Applied
Hide
Senior SOC Physical Design Engineer
Austin, Texas, United States
$124k-$173k/yr OnsiteFull Time
Master's degree in electrical engineering, computer engineering, computer science, or a related field; independently performs SoC physical design, verification, timing closure, and tapeout signoff activities.
LVS, DRC, SoC, PDN
2mo
Save
Mark Applied
Hide
SoC Security Architect
Santa Clara or Austin or Boston
$203k-$348k/yr OnsiteFull Time
Experienced systems architect for SoC security design, threat modeling, vulnerability assessment, cryptography, secure boot/TEE, standards participation, cross-functional leadership, and strong technical writing. BS/MS in relevant engineering/CS field preferred.
Linux, Windows
2w
Save
Mark Applied
Hide
ASIC SoC Verification Engineer
Austin, Texas, United States
OnsiteFull Time
Experience in SoC/IP/Subsystem verification, SystemC/TLM and RTL verification, hardware emulation familiarity, strong problem-solving and communication; BS required (MS preferred).
SystemC, TLM, RTL, hardware emulation
3w
Save
Mark Applied
Hide
Sr. Staff SoC RTL Engineer
Austin, Texas, United States
OnsiteFull Time
8+ YOEBachelors in EE/CE (or higher),8+ years ASIC/SoC RTL design,strong Verilog/SystemVerilog skills,ARM/AMBA experience,front-end ASIC flow knowledge,experience with tapeout/silicon bring-up,and US work authorization.
Verilog, SystemVerilog, ARM, AMBA, AHB, APB, AXI, LINT, CDC, RDC, UPF, FPGA
2mo
Save
Mark Applied
Hide
SoC QoS/Fabric Performance Engineer, Platform Architecture
Austin, Texas, United States
OnsiteFull Time
Experience with SoC architecture, on-chip interconnects and memory Quality-of-Service; working with hardware and software engineering teams to define platform architecture.
5d
Save
Mark Applied
Hide
SoC Performance Verification Engineer - Senior
Raleigh or Redmond or Austin
$120k-$235k/yr HybridFull Time
1+ YOERequires a relevant doctorate plus 1+ year, master's plus 4+ years, bachelor's plus 5+ years, or equivalent experience. Preferred expertise includes SoC verification, SystemVerilog/UVM, C/C++, emulation, and computer architecture.
SystemVerilog, UVM, C, C++
3w
Save
Mark Applied
Hide
Staff Mixed-Signal SOC Engineer – Infrastructure Power
Austin, Texas, United States
HybridFull Time
7+ YOEMSEE or equivalent, 7+ years mixed-signal SoC experience with tapeout-to-production history; deep expertise in analog, digital, verification or system architecture; automated test and silicon validation experience; mentoring ability.
2mo
Save
Mark Applied
Hide
SoC Architect, Memory Subsystem
San Jose or Austin
$151k-$252k/yr OnsiteFull Time
6+ YOE6+ years in computer engineering/memory subsystems; strong knowledge of memory hierarchies, interfaces (DDR/LPDDR/HBM), controllers, caches; experience with PPA optimization; collaboration with software/hardware teams.
DDR memory interfaces, LPDDR, HBM, Memory controllers, Cache subsystems, Cache coherence protocols, Bus protocols (CHI, ACE, AXI), Android ecosystem, Arm architecture, Analysis tools
5d
Save
Mark Applied
Hide
Machine Learning SoC Architect
Sunnyvale or Austin or Menlo Park
$212k-$294k/yr OnsiteFull Time
12+ YOEBachelor's degree or equivalent practical experience, 12+ years defining and delivering high-performance ASICs, computer architecture expertise, ASIC modeling experience, and C++ and Python proficiency.
C++, Python, C, Pytorch, RTL
5d
Save
Mark Applied
Hide
ASIC/SOC DFT Engineer (Silicon Engineering)
Austin or Palo Alto
OnsiteFull Time
1+ YOEBachelor's degree in electrical engineering, computer engineering, or computer science; 1+ year ASIC experience; scan insertion or DFT setup experience; scripting and Verilog/SystemVerilog skills preferred.
csh, bash, Perl, Python, Verilog, SystemVerilog, UPF, DRC
1mo
Save
Mark Applied
Hide
Custom SOC IP Verification Engineer
Santa Clara or Austin
$168k-$311k/yr OnsiteFull Time
6+ YOE6+ years ASIC verification experience with fabric/interconnect/NoC, strong SystemVerilog and UVM skills, knowledge of interconnect protocols (AMBA AXI, CHI), scripting (Python, Perl, TCL), and degree in computer/electrical engineering or equivalent experience.
SystemVerilog, UVM, AMBA AXI, CHI, Python, Perl, TCL, Palladium, Veloce, SVA
1mo
Save
Mark Applied
Hide
Custom SOC IP Verification Engineer
Santa Clara or Austin
$168k-$311k/yr OnsiteFull Time
6+ YOEB.S./M.S. in engineering or equivalent experience,6+ years ASIC verification with fabric/interconnect focus,proficient in SystemVerilog and UVM,experience with interconnect protocols and scripting (Python,Perl,TCL).
SystemVerilog, UVM, AMBA AXI, CHI, Python, Perl, TCL, Palladium, Veloce, SystemVerilog Assertions (SVA)
2w
Save
Mark Applied
Hide
ASIC SoC Verification Engineer (788438)
Austin, Texas, United States
HybridFull Time
Experience in SoC/IP/SubSystem verification, SystemC/TLM and RTL environments, hardware emulation, knowledge of high-speed interfaces, strong problem-solving and communication;BS required, MS preferred.
SystemC/TLM, RTL, hardware emulation
1w
Save
Mark Applied
Hide
Physical Design - SOC Top Lead
San Jose or Pittsburgh or Austin
$200k-$250k/yr OnsiteFull Time
8+ YOEEnd-to-end SOC top ownership including full-chip integration, timing closure, power/PDN analysis, physical verification, SI, clock/reset, DFT, package co-design, and tapeout readiness; advanced degree in EE and extensive PD experience.
Innovus, ICC2, Tempus, PrimeTime, RedHawk, Calibre, Voltus, TCL, shell, python
3mo
Save
Mark Applied
Hide
SOC Top Level Physical Design Engineer, Annapurna Labs
Cupertino or Austin
$159k-$248k/yr OnsiteFull Time
10+ YOEBS + 10 years or MS + 7 years in EE/CS; 5+ years physical verification; experience with backend physical design flows and industry-standard tools.
Calibre, IC Validator, PVS, Innovus, FC
2mo
Save
Mark Applied
Hide
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration
Austin, Texas, United States
$143k-$266k/yr HybridFull Time
10+ YOEBS/MS in Electrical Engineering, 10+ years digital CMOS IC design experience, expertise in Verilog/System Verilog, UPF/CPF, AXI/AHB/APB, RTL design, synthesis, timing, power analysis, simulation, scripting (Python/Perl/Tcl), and leading small teams.
Verilog, System Verilog, UPF, CPF, AXI, AHB, APB, RISC-V, C, Python, Perl, Tcl, Perforce, Git, Methodics
2mo
Save
Mark Applied
Hide
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration
Austin, Texas, United States
$143k-$266k/yr HybridFull Time
10+ YOEBS/MS in EE, 10+ years digital CMOS IC design experience, Verilog/System Verilog expertise, low-power (UPF/CPF) and clocking/CDC/RDC knowledge, AXI/AHB/APB experience, scripting (Python/Perl/Tcl), and leadership of small design teams.
Verilog, System Verilog, UPF, CPF, AXI, AHB, APB, C, Python, Perl, Tcl, Perforce, Git, Methodics