Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
15+ YOE15+ years chip-level STA ownership at advanced nodes (5nm+), expertise with Synopsys PrimeTime or Cadence Tempus, deep timing methodology knowledge, and Python/Tcl scripting for automation.
Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
15+ YOE15+ years chip-level STA and sign-off experience at advanced nodes, expertise with Synopsys PrimeTime/Cadence Tempus, deep timing methodology knowledge, and Python/Tcl scripting for flow automation.
ams OSRAMSIX Swiss Exchange: AMS: Develops and manufactures intelligent sensors and optical solutions.
5+ YOE5+ years in digital IC design with Verilog/SystemVerilog, RTL, synthesis, STA, verification, silicon debug, UVM and experience with industry EDA tools; B.Tech/M.Tech in electronics or related field.
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
10+ YOEBachelor's in EE (Master's preferred), 10+ years digital IC/RTL design, expert SystemVerilog, Python, UVM, UPF/STA/timing signoff, DFT experience, and strong cross-functional collaboration.
Snider Fleet Solutions: Provider of commercial tire sales and fleet maintenance services.
1+ YOEPrior sit-down forklift experience, RF scanner and label-printing experience, able to lift heavy loads, English proficiency, reliable transportation, pass drug/background/STA checks.
Global K9 Protection Group: Provides canine-led security screening and explosive detection services.
1+ YOEExperience with on-leash K9 detection, US citizenship, TSA TSA-STA, HS diploma or GED, valid Real ID driver’s license, pass background and drug screen, able to obtain TSA Pre-Check, English proficiency, strong interpersonal skills, ability to work independently or in team.
Texas InstrumentsNASDAQ: TXN: Designs and manufactures semiconductors and integrated circuits.
8+ YOEBachelor's in EE/ECE/Computer Engineering, 8 years engineering experience including 3 years mixed-signal design verification, experience with Gates+SDF timing verification, automation scripting, and mixed-signal verification flows.