MediaTekTaiwan Stock Exchange: 2454: Designs and develops system-on-chip solutions for electronic devices.
5+ YOE5+ years STA on high-performance CPU designs, expert multi-scenario STA/SDC, OCV/AOCV/POCV margining, Tempus/PrimeTime proficiency, scripting in Tcl/Python/Perl, advanced-node tape-out experience.
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
15+ YOE15+ years chip-level STA ownership at advanced nodes (5nm+), expertise with Synopsys PrimeTime or Cadence Tempus, deep timing methodology knowledge, and Python/Tcl scripting for automation.
Micron TechnologyNASDAQ: MU: Manufacturer of semiconductor memory and data storage products.
15+ YOE15+ years chip-level STA and sign-off experience at advanced nodes, expertise with Synopsys PrimeTime/Cadence Tempus, deep timing methodology knowledge, and Python/Tcl scripting for flow automation.
Principal (STA/ Sign-Off) Engineer-17042 (Austin/ Sunnyvale)
Sunnyvale or Austin
$191k-$286k/yrOnsiteFull Time
SynopsysNasdaq: SNPS: Provides software and IP for semiconductor design and manufacturing.
12+ YOEBS/MS in Electrical Engineering, 12+ years developing CAD flows for high-speed digital IP/SOCs, hands-on STA and EM/IR signoff experience, familiarity with Synopsys tools (StarRC, ICV), strong communication and problem-solving.
Arizona or Arkansas or California or Colorado or Florida or Kansas or Maryland or Missouri or Nevada or New Jersey or New York or North Carolina or Oregon or Pennsylvania or South Carolina or Tennessee or Texas or Washington or Wisconsin
$128k-$160k/yrRemoteFull Time
Fuze Health: Technology-powered provider of digital pharmacy and home health services.
4+ YOE2+ MgmtRequires PharmD and active U.S. pharmacist license, 4+ years in high-volume pharmacy, 2+ years supervisory experience, program and project management, regulatory compliance, stakeholder management, and pharmacy systems proficiency.
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
3+ YOEBS in ECE + 5 years or MS + 3 years in timing/STA; hands-on full-chip and sub-chip STA, timing convergence, ECO implementation, physical design optimization, and deep sub-micron modeling.
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
2+ YOEBachelor's in EE/CE/CS with 2+ years (or Master's with 1+ year, or PhD) and experience in STA timing closure, automation scripting (TCL/Perl/Python), PrimeTime/Tempus, ICC/Innovus, and STA signoff for multi-mode/multi-voltage CPU designs.
TCL, Perl, Python, PrimeTime, Tempus, PT, ICC, Innovus, Spice, STA
ams OSRAMSIX Swiss Exchange: AMS: Develops and manufactures intelligent sensors and optical solutions.
5+ YOE5+ years in digital IC design with Verilog/SystemVerilog, RTL, synthesis, STA, verification, silicon debug, UVM and experience with industry EDA tools; B.Tech/M.Tech in electronics or related field.
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
10+ YOEBachelor's in EE (Master's preferred), 10+ years digital IC/RTL design, expert SystemVerilog, Python, UVM, UPF/STA/timing signoff, DFT experience, and strong cross-functional collaboration.
Tenstorrent: Designs and manufactures AI processors and RISC-V CPU solutions.
Synthesize, PNR, and STA for AI SoC partitions; use Synopsys tools; collaborate in a small PD team; knowledge of UPF/power domains and IP integration is a plus.
Synopsys Design Compiler, Fusion Compiler, IC Compiler II, Power domain tools, LEC/Formality, DRC/LVS, EM/IR, UPF, DFT (OCC/MBIST)
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
5+ YOEBachelor's/Master's in Electrical/Computer Engineering; 5+ years CPU circuit/backend design; 5+ years circuit design and STA; strong PPA tradeoff and debug skills.
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
1+ YOEBachelor’s/Master’s/PhD in Electrical or Computer Engineering with ASIC RTL-to-GDSII experience for advanced nodes; experience with Innovus, Tempus/PrimeTime, Redhawk/Voltus, Calibre/Pegasus, Python, and STA.
Snider Fleet Solutions: Provider of commercial tire sales and fleet maintenance services.
1+ YOEPrior sit-down forklift experience, RF scanner and label-printing experience, able to lift heavy loads, English proficiency, reliable transportation, pass drug/background/STA checks.
Cadence Design SystemsNASDAQ: CDNS: Develops computational software and hardware for electronic system design.
10+ YOE10+ years front end design/verification; leadership; IP/SoC integration; RTL design in Verilog/SystemVerilog/VHDL; Synthesis; PD/STA support; Cadence front end tools.
Verilog, SystemVerilog, VHDL, Cadence Front End toolset, Synthesis, PD and STA tools
MetaNASDAQ: META: Develops social networking platforms and virtual reality technologies.
6+ YOEBachelor's degree or equivalent,6+ years timing analysis experience, STA and timing-constraint development, knowledge of front-end and back-end ASIC flows, and cross-team communication skills.
PrimeTime, DMSA, Fusion Compiler, Innovus, Design Compiler, Genus
EricssonNasdaq Stockholm: ERIC B: Global provider of telecommunications equipment and services.
Several years of ASIC/SoC frontend experience with RTL/Verilog/SystemVerilog,UVM; scripting in Perl/Python/bash/csh; familiarity with synthesis, STA, DFT and front-end verification tools; BS/MS in EE/CS.