46 substrate engineer jobs at 31 companies in United States

2mo
Save
Mark Applied
Hide
Substrate Technologist
Irvine, California, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Owning and driving package substrate design, technology, manufacturing, and reliability; cross-functional collaboration to optimize package performance and roadmap.
2mo
Save
Mark Applied
Hide
Senior Substrate Layout Engineer
Phoenix or Andover
OnsiteFull Time
Mercury Systems
Mercury SystemsNASDAQ: MRCY: Provides secure processing solutions for aerospace and defense missions.
4+ YOEBachelor's in electrical/electronics engineering, 4+ years HDI package/layout experience, proficiency with Cadence APD+ and Constraint Manager, CAM350/Blueprint, knowledge of HDI/flip‑chip/interposer designs and JEDEC/IPC standards; must have or obtain U.S. government security clearance.
Cadence APD+, Cadence Constraint Manager, CAM350, Blueprint, Ansys, Sigrity, Clarity
1w
Save
Mark Applied
Hide
Substrate Supplier Enablement Engineer
Phoenix, Arizona, United States
$141k-$199k/yr OnsiteFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
6+ YOEBachelor's degree plus 6+ years, master's plus 4+ years, or PhD plus 2+ years in a relevant technical field; requires SPC, complex project management, manufacturing, and packaging or substrate experience.
Statistical Process Control (SPC), Product Control System (PCS), FMEA, DOE
1w
Save
Mark Applied
Hide
Principal Software Engineer (Substrate Store)
Redmond, Washington, United States
$143k-$275k/yr HybridFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
6+ YOEBachelor's degree in computer science or related field and 6+ years of technical engineering experience, or equivalent. Requires C# and/or Rust proficiency, API optimization, reliability, observability, and on-call experience.
C, C++, C#, Java, JavaScript, Python, Rust, Azure, Microsoft 365
2mo
Save
Mark Applied
Hide
Software Engineer (L3) Data Substrate
United States or Colorado or Hawaii or Illinois or Maryland or Massachusetts or Minnesota or New Jersey or New York or Vermont or District of Columbia or Washington or California or San Francisco or Oakland or San Jose or Washington
$139k-$204k/yr RemoteFull Time
Twilio
TwilioNYSE: TWLO: Cloud communications platform for building customer engagement applications.
5+ YOEBachelor's or Master's in CS/Engineering, 5+ years software development, proficiency in Python/Java/Scala, experience with big data tools (Kafka, Spark, Hive, Hudi, Presto, Airflow) and AWS services, strong problem-solving and communication skills.
Kafka, Spark, Hive, Hudi, Presto, Airflow, AWS Lakeformation, Glue, Athena, Python, Java, Scala
2mo
Save
Mark Applied
Hide
Software Engineer (L3) Data Substrate
United States
RemoteFull Time
Twilio
TwilioNYSE: TWLO: Cloud communications platform for programmable messaging, voice, and email.
5+ YOE5+ years of software development; strong Python/Java/Scala; big data tech (Spark, Kafka, Hive); AWS; strong CS fundamentals; excellent communication.
Python, Java, Scala, Spark, Kafka, Hive, Presto, Airflow, AWS
1w
Save
Mark Applied
Hide
Sr Staff Manager, Substrate Procurement
Santa Clara, California, United States
$141k-$210k/yr OnsiteFull Time
Marvell
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
12+ YOEBachelor’s degree in engineering, business, or related field and 12+ years in semiconductor procurement, strategic sourcing, or supply chain. Requires substrate expertise, complex negotiations, supplier management, modeling, and people leadership.
RFQ, RDL, OSAT, NPI, NRE
1w
Save
Mark Applied
Hide
Principal Software Engineer (Substrate Store) (200044475)
United States
OnsiteFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Global provider of software, cloud, and AI technology solutions.
The posting provides no qualifications or experience requirements; details were not translated in the selected language.
1mo
Save
Mark Applied
Hide
R&D Principal Architect, Package Substrate EDA
Sunnyvale, California, United States
$251k-$377k/yr OnsiteFull Time
Synopsys
SynopsysNasdaq: SNPS: Provides software and IP for semiconductor design and manufacturing.
Deep experience in package substrate design automation, strong C++, Python, and TCL skills, computational geometry expertise, R&D architectural leadership, and experience collaborating with foundries and OSAT partners. Bachelor's or Master's in CS/EE or equivalent.
C++, Python, TCL, ODB++
2mo
Save
Mark Applied
Hide
Engineer, Semi Packaging Engineering
Wilmington, Massachusetts, United States
$75k-$103k/yr OnsiteFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
2+ YOEMaster’s in engineering; 2-5 years in semiconductor packaging or related field; experience with OSATs, substrates, EMS, and manufacturing ecosystems; strong materials/process knowledge.
3D CAD (SolidWorks), DOE, PFMEA, SPC, RCA, DFM/DFX, Thermo-mechanical simulation
2mo
Save
Mark Applied
Hide
Lead Packaging Engineer
Palo Alto or Los Angeles or Boston or Chicago or Sydney
$200k-$260k/yr OnsiteFull Time
Diraq
Diraq: Builds scalable quantum processors using silicon CMOS technology.
Bachelor's in engineering or materials science, significant semiconductor packaging experience, expertise in PCB/substrate and mechanical design, failure analysis, thermal management, and delivering scalable hardware from concept to manufacturing.
1mo
Save
Mark Applied
Hide
Sr. Process Engineer
Green Island, New York, United States
$115k-$135k/yr OnsiteFull Time
Asahi Kasei
Asahi KaseiTokyo Stock Exchange: 3407: Global manufacturer of chemicals, textiles, and healthcare products.
3+ YOEBachelor's in engineering with 5–10 years' experience or Master's/PhD with 3–7 years; deep knowledge of semiconductor substrate processing (CMP, grinding, wire-sawing, AFM, XRD), test development, data analysis, and proficiency with Microsoft Office.
Microsoft Office Suite, CAD, SQL, JMP, Python, Visual Basic, AFM, XRD
1mo
Save
Mark Applied
Hide
Package Design Engineer
Sunnyvale, California, United States
$163k-$237k/yr OnsiteFull Time
Google
GoogleNASDAQ: GOOGL: Provides online search, advertising, cloud computing, and consumer electronics.
8+ YOEBachelor's in engineering or equivalent, 8 years experience in chip package substrate design using Cadence APD or Mentor Expedition, EM/DFM/taping experience, design automation and scripting, B.S./M.S./PhD preferred.
Cadence APD, Mentor Expedition, CAD
3mo
Save
Mark Applied
Hide
Package Design Engineer | Semiconductor
Apopka or Raleigh
OnsiteFull Time
Micross Components
Micross Components: Provides high-reliability microelectronic components and semiconductor services.
8+ YOEBachelor's in engineering; 8+ years semiconductor packaging design experience; strong Cadence Allegro APD+ skills; experience with interposer/substrate, 2.5D/3D packages, SI/PI and thermal analysis tools.
Cadence Allegro Package Designer Plus (APD+), Celsius PowerDC, Sigrity Advanced SI II, Sigrity Advanced PI II, AWR, Momentum, HFSS
1w
Save
Mark Applied
Hide
Senior Package Layout Engineer - Hardware
Santa Clara or Nevada or Oregon or Arizona or Washington or California
$136k-$259k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
5+ YOEBachelor's degree in electrical engineering or equivalent experience; 5+ years in PCB layout; substrate layout, Cadence APD or SiP, high-speed signal integrity, and related CAD tools required or preferred.
Cadence APD, SiP, Constraint Manager, Virtuoso, Calibre, Valor
1mo
Save
Mark Applied
Hide
Principal Packaging Engineer
Santa Clara or Austin or Bangalore or Boston
$200k-$500k/yr OnsiteFull Time
Velaura AI
Velaura AI: Developing ultra-low-power silicon and IP for AI accelerators.
Deep experience in advanced semiconductor package architecture, substrate/assembly technologies, package-level signal and power integrity, thermal and reliability considerations, and cross-functional system optimization.
2mo
Save
Mark Applied
Hide
Principal Packaging Engineer
Palo Alto or United States or Canada
$180k-$240k/yr HybridFull Time
Delos Data
Delos Data: Building specialized interconnects and infrastructure optimized for AI inference.
B.S./M.S. in EE or related, expertise in multi-die package design and UCIe, substrate and SI/PI knowledge, experience with TSMC/OSAT and managing subcontractors; HFSS/Sigrity familiarity a plus.
HFSS, Sigrity, UCIe
1w
Save
Mark Applied
Hide
Package Design & Layout Engineer
Palo Alto, California, United States
OnsiteFull Time
Cspeed IO
Cspeed IO: A stealth startup developing next-generation optical semiconductor solutions for AI infrastructure.
6+ YOE6+ years IC package physical design experience, BS/MS in electrical engineering, expertise in package layout tools, multi-die packaging, substrate stack-ups, DFM/DF A closure, and English fluency.
Cadence Allegro Package Designer, APD+, Siemens Xpedition Package Designer, Synopsys IC Package, SKILL, Python, Cadence Sigrity, PowerSI, Ansys, Virtuoso, KLayout, AutoCAD, Cadence Integrity 3D-IC
3mo
Save
Mark Applied
Hide
Quantum Superconducting Materials Engineer
Malta, New York, United States
$143k-$247k/yr OnsiteFull Time
GlobalFoundries
GlobalFoundriesNASDAQ: GFS: Manufacturer of semiconductors and provider of wafer fabrication services.
15+ YOEMaster’s in engineering with 15+ years of experience; English fluency; travel up to 20%; GPA 3.0 or higher.
Nb, Al, NbN, In, Cu, Sn-based systems, dielectric, substrate, bonding materials, deposition, plating, surface preparation
2mo
Save
Mark Applied
Hide
Senior PCB Design Engineer
San Diego, California, United States
$95k-$123k/yr OnsiteFull Time
Kyocera
KyoceraTokyo Stock Exchange: 6971: Manufactures advanced ceramic components and high-tech electronic equipment.
5+ YOEBS in Electrical Engineering or related, 5+ years PCB/substrate/layout experience, proficiency with PCB CAD tools (Altium, Cadence Allegro/OrCAD, Xpedition, KiCad), IPC CID preferred, signal/power integrity and high-speed interface experience, Excel proficiency.
Altium Designer, Cadence Allegro, OrCAD, Siemens Xpedition, KiCad, AutoCAD, Inventor, SolidWorks, Microsoft Excel