1mo
Save
Mark Applied
Hide
System Design and Architecture Engineer
Austin or San Carlos
OnsiteFull Time
4+ YOE4+ years designing or integrating multi-subsystem electromechanical/embedded/power-electronics systems, strong EE and firmware fundamentals, controls knowledge, proficiency with MATLAB/Simulink and Python, and system-level ownership experience.
MATLAB/Simulink, Python
1w
Save
Mark Applied
Hide
System Design Engineer - AI Cluster Software Engineer
Santa Clara or Austin or Secaucus or Markham
HybridFull Time
5+ YOE5+ years professional software development; proficiency with JavaScript/TypeScript and modern frontend frameworks, backend services/APIs, Linux, containers, CI/CD, cloud/on-prem deployment, IaC and scripting; Bachelors/Masters in CS or software/computer engineering.
JavaScript, TypeScript, React, Angular, Vue, Linux, perf, flamegraphs, nvprof, rocprof, eBPF, containers, CI/CD, ROCm, RCCL, Instinct GPUs, EPYC, Slurm, Kubernetes, Apptainer, Singularity, Ansible, Terraform, Python, bash, Lustre, BeeGFS, RDMA
1w
Save
Mark Applied
Hide
Staff Design Engineer
Austin, Texas, United States
OnsiteFull Time
8+ YOE8+ years in product design/design engineering, strong interaction and visual design, experience with component frameworks (React or similar), design systems, AI coding agents (Claude Code/Codex), and strong communication.
React, Claude Code, Codex, Storybook, Figma
1w
Save
Mark Applied
Hide
System Design Engineer - AI Cluster Software Engineer
Austin or Santa Clara or Secaucus or Markham
$133k-$200k/yr HybridFull Time
5+ YOE5+ years software development experience; daily use of AI coding assistants; frontend (JavaScript/TypeScript, React/Angular/Vue), backend services, Linux, containers, CI/CD, cloud/on-prem deployment, testing and production support.
JavaScript, TypeScript, React, Angular, Vue, Linux, perf, flamegraphs, nvprof, rocprof, eBPF, ROCm, RCCL, EPYC, Slurm, Kubernetes, Apptainer, Singularity, Ansible, Terraform, Python, bash, Lustre, BeeGFS, RDMA, CI/CD
1mo
Save
Mark Applied
Hide
System Lead Engineer
Austin, Texas, United States
OnsiteFull Time
11+ YOE2+ MgmtBachelor's in engineering, 11+ years engineering experience including 2+ years as a Lead Engineer. Expertise in system architecture, server/storage/network design, Linux and scripting, performance analysis, customer consulting, and technical leadership.
Linux
3w
Save
Mark Applied
Hide
Sr. Mechanical Design Engineer, Data Center Design Engineering
Austin or Atlanta or Columbus or Herndon
$137k-$185k/yr OnsiteFull Time
6+ YOE6+ years in data center or mission-critical facility mechanical design/construction/operations, Bachelor’s in Engineering, knowledge of HVAC/plumbing/fire systems, code compliance, and strong design and coordination skills.
2mo
Save
Mark Applied
Hide
RF System Engineer
Austin, Texas, United States
OnsiteFull Time
3+ YOEBS in electrical or computer engineering; 3+ years RF hardware design; HF front ends; RF lab experience; Python; EMI/EMC; PCBA design; safety/regulatory awareness.
Python, ADS, AWR, HFSS, CST, PCB design tools, RF lab equipment
1mo
Save
Mark Applied
Hide
Telecom Design Engineer
Los Angeles or Austin or Dallas or San Diego or Houston or San Francisco
$88k-$103k/yr HybridFull Time
4+ YOEBachelor's degree in engineering or technology, 4+ years engineering/consulting experience with Revit and Microsoft Office, structured cabling/system design, 1+ year ICT/data center experience, familiarity with BICSI, TIA, and NEC.
Revit, Microsoft Office, RF modeling software
1mo
Save
Mark Applied
Hide
Interconnect Design Engineer
Santa Clara or Cambridge or Austin or Boston
OnsiteFull Time
Staff-level hardware engineer with experience designing interconnects, cache/coherency, RTL generators using Chisel/Scala; proficiency in Verilog/System Verilog/VHDL and hardware-software engineering practices; BS/MS in EE/CE/CS or equivalent.
Chisel, Scala, FIRRTL, Verilog, System Verilog, VHDL, TileLink, RISC-V, NoC, AXI, AHB, APB, CHI, Bluespec, Git, GitHub, Jira, Confluence
2w
Save
Mark Applied
Hide
Track Design Engineer
Austin, Texas, United States
HybridFull Time
5+ YOE5+ years rail track design experience, BSc/MSc in Civil Engineering, PE in Texas (or reciprocity within 6 months), familiarity with track geometry and systems integration, strong communication and coordination skills.
2w
Save
Mark Applied
Hide
CPU Design Methodology Engineer
Hillsboro or Austin or Santa Clara or United States
$136k-$265k/yr HybridFull Time
5+ YOEMasters in Computer/Electrical Engineering or equivalent experience,5+ years chip/SOC design experience,RTL (Verilog),UVM/System Verilog,design automation,Perl/Python skills,analytical and interpersonal skills.
Verilog, UVM, System Verilog, Perl, Python
3w
Save
Mark Applied
Hide
Staff Systems Design Engineer (Electrical)
Austin, Texas, United States
HybridFull Time
3+ YOEB.S. in relevant engineering, 3+ years hardware/systems or test engineering experience, knowledge of electrical design, schematics, BOM creation, and NI platforms; strong problem solving and communication.
LabVIEW, TestStand, C, C++, C#, CAD, SolidWorks Electrical, NI Hardware Platforms and Instruments
1mo
Save
Mark Applied
Hide
Mechanical Design Engineer, PCB (STARLINK)
Bastrop, Texas, United States
OnsiteFull Time
1+ YOEBachelor's in engineering required, 1+ years designing mechanical systems with 3D CAD/FEA and 2D drawings; experience with PCB manufacturability, custom machine design, and ability to travel and lift 25 lbs; onsite work required.
FEA, Siemens Unigraphics (UGS/NX), Teamcenter CAD/PDM Systems
6d
Save
Mark Applied
Hide
Principal ASIC Design Engineer - Terawave
San Diego or Kent or Austin or California
$269k-$377k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
10+ YOEBS/MS in Electrical Engineering or related,10+ years experience in complex SoC/ASIC design and verification,Verilog/System Verilog,ARM integration,DSP and high-speed interfaces,post-silicon bring-up experience.
Verilog, System Verilog, Matlab, SystemC, C, FPGA, AXI, PCIE, ARM
2mo
Save
Mark Applied
Hide
Software Design Control Engineer
Austin, Texas, United States
$71k-$119k/yr OnsiteFull Time
1+ YOEDesigns and maintains software design controls and regulatory-compliant systems; requires experience in regulated software development; strong scripting and requirements management.
Python, SQL, Scripting
1mo
Save
Mark Applied
Hide
Senior Electrical Design Engineer
Austin, Texas, United States
$125k-$165k/yr OnsiteFull Time
3+ YOEBSEE or related STEM, 3+ years utility-scale solar/BESS or power-systems design with SLD/three-line and equipment sizing ownership; proficiency in electrical CAD and power-system study tools; strong standards knowledge (NEC, IEEE, UL, NFPA).
AutoCAD Electrical, SKM, ETAP, CYME
2mo
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Austin or United States
RemoteFull Time
8+ YOE8+ years in digital design with Verilog/SystemVerilog; RTL design for high-speed data paths; Ethernet host adapters; timing closure; system-level debug; strong communication.
Verilog, SystemVerilog, EDA tools, timing analysis
3w
Save
Mark Applied
Hide
SoC Physical Design Engineer - Power Delivery
Austin, Texas, United States
OnsiteFull Time
Design and execute partition, place-and-route from netlist to tapeout and develop automation for system-on-chip physical design.
1mo
Save
Mark Applied
Hide
Lead Vehicle Design Engineer
Austin, Texas, United States
$170k-$185k/yr OnsiteFull Time
Experienced vehicle-level engineer with hardware development background; degree in a technical field; systems thinking, trade studies, prototyping, testing, and strong communication skills. U.S. Person required for export-controlled work.
1mo
Save
Mark Applied
Hide
Senior/Staff Design Engineer
Santa Clara or Richardson or Austin
$69k-$202k/yr OnsiteFull Time
2+ YOEBachelor's (3–7 yrs) or Master's (2–5 yrs); knowledge of CPU microarchitecture, System Verilog/Verilog/VHDL, simulators, timing/power; scripting in Perl or Python; experience with RISC-V/ARM/MIPS preferred.
System Verilog, Verilog, VHDL, Perl, Python, RISC-V, ARM, MIPS