623 technical design jobs at 222 companies in Tracy, CA

4d
Save
Mark Applied
Hide
GTM Technical Design Lead
New York or Atlanta or Boulder or Chicago or Mountain View or Los Angeles or San Bruno or San Francisco or Sunnyvale
$152k-$222k/yr OnsiteFull Time
Google
GoogleNASDAQ: GOOGL: Provides online search, advertising, cloud computing, and consumer electronics.
6+ YOEBachelor's degree or equivalent,6+ years in learning & development/instructional design or related,experience with technical stakeholders,LMS/LCMS/authoring tools,proficiency in HTML and APIs/SCORM.
Gemini, Notebook LM, AI Studio, Docebo, Xyleme Syndicate, Xyleme Create, Learning Management System (LMS), Learning Content Management System (LCMS), HTML, API, SCORM
3w
Save
Mark Applied
Hide
Physical Design Technical Leader
San Jose, California, United States
$179k-$286k/yr OnsiteFull Time
MediaTek
MediaTekTaiwan Stock Exchange: 2454: Designs and develops system-on-chip solutions for electronic devices.
10+ YOE10+ years physical design and flow development experience; advanced-node (4nm/3nm/2nm) and low-power design expertise; familiarity with DRC/LVS, timing closure, IR/EM, floorplanning; CoWoS/EMIB/3DIC experience a plus.
EDA, RTL, GDSII, CoWoS-S, CoWoS-L, EMIB, 3DIC
2mo
Save
Mark Applied
Hide
IC Package Design Technical Leader
San Jose, California, United States
$211k-$305k/yr HybridFull Time
Cisco
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
12+ YOEBachelor or Master in Electrical Engineering with 8-12+ years of experience; strong background in high-speed package design, SI/PI, PDN; experience with EDA tools; technical leadership.
EDA tools
1w
Save
Mark Applied
Hide
Senior Technical Product Designer - Design Platform (San Jose)
San Jose, California, United States
$108k-$220k/yr OnsiteFull Time
TikTok
TikTok: Global short-form video hosting and social media platform.
5+ YOEBachelor's in CS/HCI or equivalent,5+ years product/UX and front-end development experience,proficiency in Figma,JavaScript/TypeScript,React,portfolio demonstrating user-centered design.
Figma, Trae, Cursor, JavaScript, TypeScript, React, MUI, shadcn, Next.js, Tailwind
1mo
Save
Mark Applied
Hide
Experience Design Vice President
New York or Chicago or Palo Alto or Brooklyn
$128k-$205k/yr OnsiteFull Time
JPMorgan Chase
JPMorgan ChaseNYSE: JPM: Global financial services firm providing banking and investment solutions.
5+ YOE5+ years UX/design experience, proven ability to create journeys, wireframes and prototypes, inclusive design and accessibility expertise, advanced technical literacy, experience with Figma/Adobe tools, stakeholder presentation and team mentorship.
Figma, Adobe Creative Suite, GitHub Copilot, VS Code, Figma Make
1w
Save
Mark Applied
Hide
Physical Design Technical Lead
San Jose, California, United States
$210k-$299k/yr OnsiteFull Time
Altera
Altera: Manufacturer of field-programmable gate arrays and programmable logic devices.
15+ YOE4+ MgmtMaster's in EE/CE plus 15+ years physical design experience, 4+ years technical lead experience, hands-on tapeout ownership, expertise with Synopsys/Cadence toolchains, STA, power/EMIR, UPF/CPF, Tcl/Python scripting, and ML/AI-driven physical-design workflows.
Synopsys Fusion Compiler, Cadence Innovus, Synopsys PrimeTime, Ansys RedHawk, Cadence Voltus, Mentor Calibre, Cadence PVS, Synopsys DSO.ai, Fusion Compiler AI, Cadence Cerebrus, Tcl, Python, Perl
1mo
Save
Mark Applied
Hide
Design Verification Technical Architect
Austin or San Jose or Santa Clara
$150k-$190k/yr OnsiteFull Time
Quest Global
Quest Global: Global engineering services for product development and lifecycle management.
10+ YOE10+ years DV experience; SV-UVM; Python; Verilog; C; high speed protocol (PCIe, UCIe, LPDDR5, Ethernet200G); SS/SOC level verification; source control (git); emulation; Arm core; C-base; test plan development.
SV-UVM, Python, Verilog, C, PCIe, UCIe, LPDDR5, Ethernet200G+, SystemVerilog, RISCV, AMBA, git, Emulation, Arm Core, C-Base
3mo
Save
Mark Applied
Hide
Technical Lead, Design Verification
Santa Clara, California, United States
$159k-$238k/yr OnsiteFull Time
Marvell
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
Lead verification for SoCs, develop UVM environments, mentor engineers, strong SystemVerilog, Python, ARM/NoC expertise.
SystemVerilog, UVM, Python, Xcelium, Questa, VCS
3w
Save
Mark Applied
Hide
Interiors Technical Coordinator (Healthcare Expereince)
San Francisco or San Jose
$105k-$125k/yr HybridFull Time
HOK
HOK: Global architecture, engineering, and planning design firm.
Bachelor's in architecture or interior design required; LEED credential within 12 months; preferred 10+ years experience; strong technical documentation, coordination, and supervision skills.
Building Information Model (BIM)
1mo
Save
Mark Applied
Hide
Senior Technical Content Designer (API)
Irvine or Los Angeles or New York City or San Francisco or San Jose or Ventura
$152k-$189k/yr OnsiteFull Time
The Trade Desk
The Trade DeskNASDAQ: TTD: Cloud-based programmatic advertising platform for data-driven media buying.
7+ YOE7+ years technical writing/content design; documenting SDKs, REST and GraphQL APIs; docs-as-code with Git/GitHub/GitLab; proficiency in Markdown, HTML, XML, CSS, YAML; experience with Visual Studio Code, Jira, Confluence, Slack, Postman; content architecture skills.
Markdown, HTML, XML, CSS, YAML, Git, GitHub, GitLab, Visual Studio Code, Jira, Confluence, Slack, Postman, OpenAPI Specification, REST, GraphQL
1mo
Save
Mark Applied
Hide
Technical Designer
Berkeley, California, United States
$52k-$78k/yr HybridFull Time
PBK
PBK: Provides architectural and engineering design for specialized facilities.
1+ YOEBachelor's or Master's in Architecture or related field required; 1+ years professional experience preferred; proficiency in Revit; strong problem-solving, teamwork, and communication skills.
Revit
3mo
Save
Mark Applied
Hide
Senior Technical Staff-Design (Signal and Power Integrity)
San Jose, California, United States
$91k-$232k/yr OnsiteFull Time
Microchip Technology
Microchip TechnologyNasdaq: MCHP: Manufacturer of microcontrollers, analog, and mixed-signal integrated circuits.
15+ YOEBS in Electrical Engineering; 15+ years SIPI; PCB design; high-speed SerDes; PDN optimization; SI/PI analysis;熟悉 industry tools.
HFSS, Siwave, HyperLynx, HSPICE, Redhawk, Keysight ADS, Vector Network Analyzers, Time Domain Reflectometers, Oscilloscopes, BERTs, TDRs, IBIS-AMI modeling
2mo
Save
Mark Applied
Hide
Technical Designer - Junior
Oakland, California, United States
$75k-$82k/yr OnsiteFull Time
Gensler
Gensler: Global architecture, design, and planning firm shaping the built environment.
0+ YOEBachelor’s degree in Architecture or equivalent; 0-5 years of related project experience; proficiency in Rhino, Grasshopper, Revit, Enscape; Adobe Creative Suite; knowledge of materials, construction techniques, and building codes; LEED accreditation a plus; portfolio preferred.
Rhino, Grasshopper, Revit, Enscape, Adobe Creative Suite
1mo
Save
Mark Applied
Hide
Technical Lead Design Verification Engineer
San Jose, California, United States
$147k-$195k/yr OnsiteFull Time
Astera Labs
Astera LabsNASDAQ: ALAB: Designs connectivity solutions for cloud and AI infrastructure.
5+ YOEBachelor’s in Electrical Engineering; 5+ years in verifying complex SoCs for server/storage/networking; strong problem-solving; US work-authorized; able to work with minimal supervision.
SystemVerilog, UVM, C, C++, Python
2w
Save
Mark Applied
Hide
Technical Director - Digital IC Design
San Jose or Hillsboro
$170k-$340k/yr OnsiteFull Time
Skyworks Solutions
Skyworks SolutionsNASDAQ: SWKS: Designs and manufactures analog and mixed-signal semiconductor solutions.
12+ YOEBachelor's in EE/CE required (Master's/PhD preferred), 12+ years in digital IC design with hardware DSP focus, proven ASIC/SoC delivery, team leadership, RTL (Verilog/SystemVerilog/SystemC), synthesis/timing/simulation, FPGA prototyping, low-power and physical design expertise.
Verilog, SystemVerilog, SystemC, JasperGold
3w
Save
Mark Applied
Hide
Technical Staff Engineer - Digital Design
San Jose, California, United States
$70k-$143k/yr HybridFull Time
Microchip Technology
Microchip TechnologyNASDAQ: MCHP: Designs and manufactures microcontrollers and mixed-signal semiconductor solutions.
12+ YOEBachelor's in EE/CE, 12+ years relevant experience (10+ in FPGA/ASIC IP and system design), VHDL/Verilog expertise, FPGA design/verification experience, strong digital design and architecture knowledge, excellent communication; US citizenship or permanent residency required.
VHDL, Verilog, Libero, Quartus, Vivado, Identify Debugger, SignalTap, ChipScope, ModelSim, QuestaSim, Python, TCL
3w
Save
Mark Applied
Hide
Principal, Design
San Jose, California, United States
$225k-$300k/yr HybridFull Time
eBay
eBayNASDAQ: EBAY: Global online marketplace for buying and selling diverse products.
15+ YOE15+ years experience in product/UX design, leading large-scale initiatives, strong stakeholder influence, hands-on UX and interaction craft, understanding of technical constraints, and ability to operate in hybrid/global teams.
2mo
Save
Mark Applied
Hide
Technical Support Scientist, Probe Design
Newark, California, United States
$89k-$147k/yr OnsiteFull Time
Bio-Techne
Bio-TechneNASDAQ: TECH: Provides reagents, instruments, and diagnostic tools for life sciences.
5+ YOEPhD or MS with 3+ years in molecular biology or bioinformatics; 5+ years Linux, Python, Perl; sequencing; probe design; strong communication and troubleshooting skills.
Linux, Python, Perl, BLAST, BLAT, RNAscope, BaseScope, miRNAscope
2d
Save
Mark Applied
Hide
Senior Technical Program Manager – Silicon Co-Design
Santa Clara or Austin
$168k-$322k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
10+ YOE10+ years in technical organizations with 5+ years program management; working knowledge of silicon design cycles; bachelor's in EE/CE/CS or equivalent; strong analytical, communication, and risk-management skills.
3d
Save
Mark Applied
Hide
Technical Program Manager- Silicon Physical Design
Mountain View, California, United States
$120k-$600k/yr HybridFull Time
MatX
MatX: Developing custom silicon chips optimized for large language models.
10+ YOE10+ years managing complex SoC/silicon programs; experience with program planning, dependency and risk management; technical fluency in SoC flows; strong communication and executive reporting skills.
Jira, GitHub, Confluence, Smartsheet, Microsoft Project, Google Workspace