2mo
Save
Mark Applied
Hide
Design Verification (DV) Engineer
Austin or Boulder or Chicago or London or New York City
$175k-$250k/yr OnsiteFull Time
2+ YOE2+ years RTL verification for FPGA/ASIC; SystemVerilog/UVM; Python; Linux; Verilator; Cocotb; C++ is a plus.
SystemVerilog, UVM, Python, Verilator, Cocotb, Linux, C++
1w
Save
Mark Applied
Hide
Senior Design Verification Engineer I
North Chicago, Illinois, United States
$97k-$184k/yr OnsiteFull Time
3+ YOE3+ years medical device/combination product experience, knowledge of design control, GMP/GDP, ISO/FDA/ASTM standards, equipment/software qualification, test method development, statistics and technical communication.
SolidWorks, MiniTab, Electronic Lab Notebook (ELN), Polarian
2w
Save
Mark Applied
Hide
Senior Electrical Engineer
Round Lake or Milwaukee
$96k-$132k/yr OnsiteFull Time
3+ YOEBS in Electrical Engineering, 3+ years hardware design experience (regulated industry preferred), analog/digital circuit and PCB design, lab equipment proficiency, DFMEA and verification experience.
Oscilloscope, Current probes, Spectrum analyzer, DMM
4w
Save
Mark Applied
Hide
Mechanical Engineer II - Communications
Carpentersville, Illinois, United States
$75k-$90k/yr OnsiteFull Time
2+ YOEBachelor's in Mechanical Engineering, 2+ years product development experience, PTC Creo proficiency, knowledge of plastics/elastomers/die-cast/overmolding, DFM/DFA, tolerance analysis, and mechanical verification testing.
PTC Creo
1mo
Save
Mark Applied
Hide
Engineer II, DEV
North Barrington, Illinois, United States
$80k-$110k/yr OnsiteFull Time
2+ YOEBachelor's or master’s in biomedical/mechanical or related engineering; 2–5 years medical device experience; SolidWorks proficiency; experience with design controls, verification/validation, FMEA; project leadership and Microsoft Office skills.
SolidWorks, Microsoft Office
2mo
Save
Mark Applied
Hide
FPGA Engineer
Chicago, Illinois, United States
$175k-$225k/yr HybridFull Time
FPGA development experience (Verilog/VHDL), functional verification, static timing, PCIe; programming in C++/Python; strong problem-solving and collaboration.
Verilog, VHDL, PCIe, C++, Python, Synopsys, Riviera, ModelSim, QuestaSim
1w
Save
Mark Applied
Hide
FPGA Firmware Developer
Batavia, Illinois, United States
$100k-$131k/yr OnsiteFull Time
4+ YOEDesign and implement FPGA logic and embedded firmware; perform simulation, timing analysis, verification, hardware–firmware integration; provide technical direction. Requires engineering degree and multi-year experience.
Zynq, UltraScale, 7-Series, Vivado, Vitis, High-Level Synthesis (HLS), JTAG, Integrated Logic Analyzer (ILA)
3w
Save
Mark Applied
Hide
Systems Engineer (Oak Brook, IL, US)
Oak Brook, Illinois, United States
$108k-$144k/yr HybridFull Time
2+ YOEMaster's in relevant field plus 2 years engineering experience. Experience with system requirements, MATLAB/Simulink, CAN/CANFD/Canalyzer, system verification testing, vehicle-level electrical troubleshooting, and Jira.
MATLAB, Simulink, CAN, CANFD, Canalyzer, Jira, HIL
1mo
Save
Mark Applied
Hide
FPGA Engineer
Amsterdam or Chicago or London or New York City or Singapore
OnsiteFull Time
Professional FPGA/ASIC design and verification experience; SystemVerilog/Verilog/VHDL and C++; familiarity with EDA tools and scripting (TCL, Python, Bash); university degree in EE/CS/CE or related.
SystemVerilog, Verilog, VHDL, C++, TCL, Python, Bash, EDA
4w
Save
Mark Applied
Hide
FPGA Engineer
Chicago, Illinois, United States
$120k-$170k/yr OnsiteFull Time
4+ YOE4+ years FPGA/ASIC experience, expert SystemVerilog and FPGA design, SoC and high-speed transceiver knowledge, simulation/verification skills, degree in EE/CE, strong analytical and collaboration skills.
SystemVerilog
2mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Chicago, Illinois, United States
$145k/yr OnsiteFull Time
10+ YOESenior FPGA/ASIC design with Verilog/SystemVerilog; RTL; timing; verification; Python/Bash; strong collaboration; BS in CS/EE; MS a plus.
Verilog, SystemVerilog, VHDL, Python, Bash, RTL
3w
Save
Mark Applied
Hide
Hardware Engineer
Chicago, Illinois, United States
$200k-$225k/yr OnsiteFull Time
BS in EE/CE/CS or related, strong RTL design using SystemVerilog, C++ experience, verification and multi-clock-domain knowledge, Ethernet fundamentals, Python/Bash scripting, and strong debugging and collaboration skills.
SystemVerilog, C++, Python, Bash, FPGA, PMA (Physical Media Attachment), Ethernet, RTL
2mo
Save
Mark Applied
Hide
FPGA Engineer (IL, Schaumburg)
Schaumburg, Illinois, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
Experience with RTL, C/C++, Python, VHDL/Verilog; hardware security; FPGA design and verification; system integration; cryptography concepts.
C/C++, Python, VHDL, Verilog, Tcl, Vivado, Questa, Quartus Prime, GHDL, Xilinx, Versal, Agilex, AXI, Avalon, cocotb, pyuvm
1mo
Save
Mark Applied
Hide
Gauge Calibration Technician
Bartlett, Illinois, United States
$24-$26/hr OnsiteFull Time
0.25+ YOECertificate from a technical school or 3–6 months related experience (or equivalent). Ability to interpret engineering drawings, perform verification/calibration, troubleshoot, and track measurement devices.