1mo
Save
Mark Applied
Hide
VLSI Design Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOE5+ years ASIC/VLSI digital design experience; strong Verilog/SystemVerilog; familiarity with simulation and verification methodologies, synthesis/timing analysis, and protocol implementation; BS/MS in EE/CE.
Verilog, SystemVerilog, Python, Perl, TCL, EDA tools, SDC, CDC, Linting, Formal Verification
1mo
Save
Mark Applied
Hide
Microprocessor VLSI Physical Design Engineer
Fort Collins, Colorado, United States
HybridFull Time, Full Time
8+ YOEVLSI physical design engineer with strong analytic skills; experience in high-speed design and mentoring.
Verilog, Perl, C, Tcl
1w
Save
Mark Applied
Hide
Senior Digital VLSI Design Engineer
Fort Collins or San Jose
$122k-$195k/yr OnsiteFull Time
8+ YOE8+ years VLSI experience with synthesis, DFT, CDC/RDC sign-off for high-speed IPs; BSEE required; EM/validation tool experience and mentoring skills.
SpyGlass CDC/RDC, Spyglass Lint, JasperGold, Meridian
4w
Save
Mark Applied
Hide
Senior Technologist Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering
Milpitas, California, United States
$194k-$322k/yr OnsiteFull Time
15+ YOEMaster's in Electrical Engineering (or equivalent) with 15+ years experience; transistor/gate-level datapath and page-buffer design; RTL/Verilog, synthesis, static timing, silicon debugging, and high-speed I/O knowledge.
Verilog
2mo
Save
Mark Applied
Hide
VLSI Design Engineer for Server / Data Center Products
San Diego or Santa Clara or Austin
$140k-$210k/yr OnsiteFull Time
4+ YOEASIC/FPGA/RTL design experience for server/data center IPs, expertise in arithmetic/ML IPs, design for speed and power, scripting/tools for automation, and 3–5+ years ASIC design experience depending on degree.
1w
Save
Mark Applied
Hide
VLSI LEAD L1
Santa Clara, California, United States
$60k-$149k/yr OnsiteFull Time
5+ YOELead VLSI development and board design; define architecture, layout and verification; 5+ years VLSI experience; team leadership and customer-facing support; familiarity with verification standards.
UVM
2mo
Save
Mark Applied
Hide
Senior Software R&D Engineer, VLSI Physical Design
Austin, Texas, United States
$168k-$311k/yr HybridFull Time
6+ YOEBS/MS/PhD in EE or CS (or equivalent), 6+ years VLSI algorithms development in C++, strong VLSI timing optimization knowledge, familiarity with ICC2/Innovus/PrimeTime/Tempus/StarRC and Perl/Tcl/Python, strong communication skills.
C++, C++14, ICC2, Innovus, PrimeTime, Tempus, StarRC, Perl, Tcl, Python, GNNs, reinforcement learning
2mo
Save
Mark Applied
Hide
FPGA / VLSI Engineer
Saratoga, California, United States
$120k-$220k/yr OnsiteFull Time
Design and verify RTL/FPGA, perform FPGA prototyping, and system integration for ASIC/SoC platforms; strong SystemVerilog/Verilog; experience with UVM; VHDL is a plus.
SystemVerilog, Verilog, UVM, VHDL, FPGA, SoC
1mo
Save
Mark Applied
Hide
Principal Engineer, ASIC/VLSI Synthesis and Design
San Diego, California, United States
$160k-$237k/yr OnsiteFull Time
5+ YOE10-15 years in ASIC implementation and synthesis; strong RTL-to-GDSII flow; experience with UPF, ECOs, STA; 5-10 years on advanced nodes; scripting.
Fusion Compiler, Conformal ECO, Conformal Low Power, UPF, Scripting (Tcl, Python)
1mo
Save
Mark Applied
Hide
CPU Memory Design Engineer
Austin, Texas, United States
$164k-$269k/yr HybridFull Time
6+ YOEBachelor's +6+ yrs or Master's +5+ yrs or PhD +2+ yrs; CMOS design; VLSI; memory design; power/performance/area trade-offs.
CMOS, VLSI, EDA tools, signal integrity
3mo
Save
Mark Applied
Hide
Principal Network Simulation Engineer - VLSI
Texas or Minnesota or California or Wisconsin
$174k-$353k/yr RemoteFull Time
10+ YOEBachelor’s/Master’s/PhD in Electrical or Computer Engineering; 10+ years of experience; proficient in C++ and Python; strong knowledge of network architecture and system-level design.
C++, Python
1w
Save
Mark Applied
Hide
Wireless Design Verification Engineer
San Francisco, California, United States
OnsiteFull Time
Join a wireless system-on-chip team to drive energy-efficient silicon design, verification, emulation, and cross-discipline integration across RF/Analog, Systems/PHY/MAC, VLSI/RTL, and FW/SW domains.
VLSI, RTL, Emulation
3mo
Save
Mark Applied
Hide
Digital Design Engineer
Austin or Greensboro or Chandler
HybridFull Time
2+ YOEDegree in Electrical or Computer Engineering; 2+ years digital IC design; Verilog RTL; digital design flow; state machines; CMOS VLSI knowledge; strong problem solving.
Verilog, UVM, MATLAB, Simulink
3mo
Save
Mark Applied
Hide
Principal Network Simulation Engineer - VLSI
United States
$174k-$353k/yr RemoteFull Time
10+ YOEDevelop simulation models for NICs and switches; design and implement simulation motifs; create tools for performance analysis; evaluate architectures; collaborate with cross-functional teams.
C++, Python
3mo
Save
Mark Applied
Hide
ASIC design/verification engineer
Durham, North Carolina, United States
$135k-$311k/yr HybridFull Time
6+ YOEBachelor’s or Master’s degree in Electrical or Computer Engineering; 6-10 years in VLSI design/verification; strong HDL/EDA skills.
Hardware description language, Electronic design automation, FPGA tools, Programming and scripting
1mo
Save
Mark Applied
Hide
Memory Design Engineer, HBM
Richardson, Texas, United States
OnsiteFull Time
PhD in Electrical Engineering (required); strong CMOS/VLSI/analog circuit design background; experience with FINESIM, HSPICE, or VERILOG; strong analytical, problem-solving, and cross-functional collaboration skills.
FINESIM, HSPICE, VERILOG
3w
Save
Mark Applied
Hide
Group Technical Architect - AMS Mask Design (125832)
United States
OnsiteFull Time
Expertise in analog/mixed-signal VLSI design, EDA tools (Cadence, Synopsys), simulation and verification (DC/AC/transient/noise/stability), scripting (SKILL/Python/Perl) and end-to-end silicon validation.
Cadence Virtuoso, Cadence Spectre, Synopsys HSPICE, Synopsys PrimeSim, SKILL, Python, Perl
1mo
Save
Mark Applied
Hide
Physical Design Engineer
Westford, Massachusetts, United States
$116k-$219k/yr OnsiteFull Time
3+ YOEBSEE/MSEE or equivalent; 3+ years in VLSI physical design on 5nm-3nm; strong P&R, timing, IR drop; scripting in Python/Perl/Tcl; experience with Synopsys and Cadence tools.
Synopsys ICC2, Synopsys DC, Synopsys PT, Synopsys STAR, Synopsys ICV, Cadence Genus, Cadence Innovus, Cadence Tempus, Python, Perl, Tcl, Make
1mo
Save
Mark Applied
Hide
Semiconductor Design Engineer
Richardson, Texas, United States
OnsiteFull Time
Master’s degree in Electrical or Computer Engineering or related field; VLSI skills; schematic entry; Spice/VeriLogic tools; Cadence Virtuoso/Calibre; circuit operation, power and data analysis; memory operation.
Spice, Primesim, Verilog, Cadence Virtuoso, Calibre
3mo
Save
Mark Applied
Hide
Physical Design Engineer
Santa Clara, California, United States
OnsiteFull Time
4+ YOEBS/MS in EE/CS; 3-5 years experience; VLSI design/layout/timing; EDA tools Cadence/Synopsys; scripting; Verilog/VHDL; strong communication; CADENCE Innovus/Genus/Conformal and Synopsys Primetime/StarRC helpful.
Cadence Innovus, Quantus, Tempus, Synopsys Fusion Compiler, ICC2, StarRC, Primetime, Mentor Calibre, Genus, Conformal
Explore Jobs