53 yield engineer jobs at 25 companies in Patterson, CA

1mo
Save
Mark Applied
Hide
Staff Yield & Product Engineering
San Jose or California
$126k-$173k/yr HybridFull Time
Infineon Technologies
Infineon TechnologiesFrankfurt Stock Exchange: IFX: Designs and manufactures semiconductors for power and IoT systems.
5+ YOEBachelor's in EE/CS or related with 5+ years experience; skills in NPI, PVT characterization, yield improvement, DFT/DFM, test methodology, ATE platforms, and data analytics tools.
JMP, SiliconDash, SiliconDA, PDF-Solutions, Advantest 93K, Teradyne
3mo
Save
Mark Applied
Hide
Sr. Engineer, MEMS Assembly
Santa Clara, California, United States
$139k-$191k/yr OnsiteFull Time
SiTime
SiTimeNASDAQ: SITM: Designs and sells silicon MEMS precision timing solutions.
5+ YOEMS or PhD in Mechanical Engineering, Electrical Engineering, Physics; 5+ years industrial MEMS assembly/packaging experience; MEMS design interaction and manufacturability knowledge; reliability and yield analysis; production readiness preferred.
MEMS assembly, packaging, reliability characterization, yield analysis
2mo
Save
Mark Applied
Hide
Product Validation Engineer
Santa Clara, California, United States
$120k-$125k/yr OnsiteFull Time
OMNIVISION
OMNIVISIONHong Kong Stock Exchange: 0501: Designs and develops advanced imaging and display semiconductor solutions.
Master’s in Electrical or Computer Engineering; strong semiconductor physics, digital design, data analysis; Python, Verilog/Xcelium; testing, yield analysis.
Python, Verilog, Xcelium, Excel
2w
Save
Mark Applied
Hide
Engineer II - Product
San Jose, California, United States
$70k-$143k/yr OnsiteFull Time
Microchip Technology
Microchip TechnologyNasdaq: MCHP: Manufacturer of microcontrollers, analog, and mixed-signal integrated circuits.
2.5+ YOEB.S. in Electrical Engineering, 2.5+ years semiconductor experience, strong digital/VLSI knowledge, Verilog/VHDL and EDA tool experience, failure analysis and yield analysis skills, lab test/debug experience.
Verilog, VHDL, Synopsis, Cadence Vrituoso
2w
Save
Mark Applied
Hide
Staff Product Engineer
San Jose, California, United States
OnsiteFull Time
Vishay
VishayNYSE: VSH: Manufactures discrete semiconductors and passive electronic components worldwide.
Bachelor's in EE/Physics/Microelectronics; product engineering experience with MOSFET and trench MOS technologies; experience with product introduction, characterization, qualification, datasheets, statistical yield analysis, and international team collaboration; willing to travel internationally.
ATE, FMEA, 8D
1mo
Save
Mark Applied
Hide
Senior Engineer, Product Engineering (Manufacturing)
San Jose, California, United States
$110k-$151k/yr HybridFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
2+ YOEMaster's in EE/Materials/Device Physics, 2 years product engineering experience, mixed-signal circuit debugging, failure analysis, statistical yield analysis, and cross-functional collaboration skills.
Klarity ACE, Galaxy Examinator, PDF Solutions Exensio, Cadence, Avalon, Console, Advanced Design System (ADS), Python, LabView, Teststand, signal generators, spectrum analyzers, oscilloscopes, power meters, OBIRCH, EMMI, X-Ray, Thermal Hotspot, Scanning Electron Microscope (SEM), Focused Ion Beam (FIB), Energy-dispersive X-ray spectroscopy (EDX)
5d
Save
Mark Applied
Hide
Principal/Master Engineer – Silicon Photonics Advanced Packaging
San Jose, California, United States
$168k-$268k/yr OnsiteFull Time
Broadcom
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
15+ YOEMS or PhD in engineering, 15+ years in advanced semiconductor packaging and silicon photonics, experience with 2.5D/3D integration, OSAT/vendor management, NPI and yield optimization.
1mo
Save
Mark Applied
Hide
Senior Product Development Engineer
Santa Clara, California, United States
$136k-$259k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
5+ YOEBachelor's in Electrical Engineering (or equivalent experience) and 5+ years relevant experience; experience with silicon bring-up, ATE test strategy, yield analysis, characterization, and porting workloads to automated test environments.
Automatic Test Equipment (ATE), Teradyne, Advantest
3mo
Save
Mark Applied
Hide
Senior Manufacturing Engineer – Assembly, Laser & Material Handling
San Jose, California, United States
$162k-$198k/yr OnsiteFull Time
Ensurge Micropower
Ensurge MicropowerOslo Børs: ENSU: Develops and manufactures solid-state microbatteries for connected electronic devices.
7+ YOE7–12+ years in manufacturing engineering; proven on-floor ownership; drive yield and throughput; hands-on with equipment and process development (assembly, laser, material handling).
MES, Traceability, Data-driven manufacturing
1mo
Save
Mark Applied
Hide
Product Development Engineer - Scan Diagnostics
Santa Clara or Phoenix or Hillsboro
$142k-$269k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
4+ YOEBachelor's in engineering required; 4+ years in DFT/scan diagnostics/post-Si diagnostics/yield analysis; proficiency in Python, TCL, C-Shell or PERL; experience with EDA tools; strong communication and teamwork.
Python, TCL, C-Shell, PERL, Tessent, Yield Explorer, JTAG, IJTAG, IEEE1500, Electronic Design Automation (EDA), CAD
3w
Save
Mark Applied
Hide
Principal Board Product Engineer
Santa Clara or Irvine
$151k-$226k/yr OnsiteFull Time
Marvell
MarvellNASDAQ: MRVL: Designs and develops high-performance semiconductor and infrastructure solutions.
5+ YOEDegree in CS/EE (or related) with 5+ years board product/NPI/manufacturing engineering experience; experience with PCB/SMT, manufacturing test, yield/failure analysis, PLM (Agile), ECO/MCO/DEV/PCN, and regulatory compliance.
PLM, Agile
1w
Save
Mark Applied
Hide
Advanced Package Design Engineer
San Jose, California, United States
OnsiteFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
10+ YOE10+ years experience in 2.5D/3D IC packaging, familiarity with packaging manufacturing flows, yield and reliability qualification, CAD/EDA flows, strong communication and cross-functional collaboration; BS in engineering required, MS/PhD preferred.
CAD, PDK, EDA
1mo
Save
Mark Applied
Hide
Principal, System Product Engineer
Milpitas, California, United States
$142k-$235k/yr OnsiteFull Time
Sandisk
SandiskNasdaq: SNDK: Designs and manufactures flash memory and data storage products.
6+ YOEBS/MS/PhD in EE/CE/CS, 6+ years system product engineering or validation experience, proficiency in Python and C/C++, strong system architecture, test/validation, failure and yield analysis, and AI/data-driven workflows.
Python, C/C++
2mo
Save
Mark Applied
Hide
Process Engineer III - Dry Etch
Santa Clara, California, United States
$135k-$165k/yr OnsiteFull Time
Fujifilm
FujifilmTokyo Stock Exchange: 4901: Providing medical imaging, healthcare solutions, and photographic technology products.
8+ YOEDevelop and optimize wafer fabrication processes; expertise in plasma etching; SPC/DoE and yield improvement; 8+ years MEMS process experience.
Plasma Etching, Wafer metrology, Statistical Process Control (SPC), Design of Experiments (DoE), Yield analysis
1w
Save
Mark Applied
Hide
Senior Failure Analysis Engineer, Optical Fault Isolation
Santa Clara, California, United States
$144k-$265k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
5+ YOEMS or equivalent experience,5+ years FA/yield/product engineering experience,practical Advantest 93K experience,DFT and LFI technique expertise,strong problem-solving and communication skills.
Advantest 93K, Teradyne Ultraflex
1mo
Save
Mark Applied
Hide
Manufacturing Process Engineer III
Santa Clara or Lebanon or Tokyo
$135k-$165k/yr OnsiteFull Time
Fujifilm Dimatix
Fujifilm Dimatix: Designs and manufactures industrial drop-on-demand inkjet printheads.
8+ YOEBachelor's in Engineering/Material Science/Chemistry/Physics with typically 8+ years' MEMS/semiconductor process experience (alternatives with M.S./PhD plus less experience). Experience with wafer fab processes, SPC/DoE, JMP/Minitab, root-cause analysis, and yield improvement.
JMP, Minitab, SPC, DoE, PECVD, CMP, AOI, FDC, Automation Systems, Photolithography, Wet Etch, Thin Films, Sputtering, Laser Dice, Ash, Wet Strip, Bond, Dry Film
3mo
Save
Mark Applied
Hide
Senior Staff Product Engineer
San Jose, California, United States
$159k-$229k/yr OnsiteFull Time
Power Integrations
Power IntegrationsNASDAQ: POWI: Produces high-voltage integrated circuits for efficient power conversion.
12+ YOELead in product development; analyze data for yield and qualification; mentor team; strong background in analog/CMOS/GaN packaging.
GaN, LDMOS, Analog circuitry, Failure analysis, Data analysis, Matlab, Jira, Confluence, AI tools
2mo
Save
Mark Applied
Hide
Staff/ Senior Staff NPI Debug Engineer
San Jose, California, United States
$149k-$215k/yr OnsiteFull Time
Altera
Altera: Manufacturer of field-programmable gate arrays and programmable logic devices.
6+ YOESenior hardware debug expert for NPI investigations; lead cross-functional taskforces; analyze yield and drive mitigation.
Python, JMP
1mo
Save
Mark Applied
Hide
Process Integration Engineer
Santa Clara, California, United States
$147k-$203k/yr OnsiteFull Time
Applied Materials
Applied MaterialsNASDAQ: AMAT: Manufacturers of equipment for semiconductor and display production.
Ph.D. (or M.S. with relevant industry experience); strong semiconductor process integration experience in fab/foundry; knowledge of lithography, etch, deposition, metallization, implant, CMP; yield analysis, metrology, SPC; experience with Cadence, KLayout, AutoCAD, SolidWorks, COMSOL, ANSYS.
Cadence, KLayout, AutoCAD, SolidWorks, COMSOL, ANSYS
3w
Save
Mark Applied
Hide
Sr. Staff PIC Platform Engineer
Los Gatos, California, United States
OnsiteFull Time
Arycs Technologies
Arycs Technologies: Develops power-efficient coherent optical connectivity for AI and data centers.
5+ YOE5+ years in semiconductor process or foundry interface roles; experience with silicon photonics/CMOS; expertise in wafer fabrication, yield analysis, SPC/DOE, root-cause methods; strong cross-functional communication.
JMP, Python, MATLAB

Explore Jobs

Expand Your Job Search