HiringCafe
Apple
Posted 1mo ago

ASIC Design Engineer — IP Integration & Implementation

Apple
apple.comView all open roles
Sunnyvale, California, United States
OnsiteFull Time
Responsibilities
  • designing SoCs
  • integrating IP
  • collaborating cross-functionally
Requirements
  • Design and implement high-performance, power-efficient SoCs
  • Drive Pixel IP integration
  • Collaborate across disciplines to deliver functional products to customers

Job description

Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices!

In this highly visible role, you will be at the center of the Pixel IP design effort to capture and display beautiful images and video. You will collaborate with all disciplines, making a critical impact getting functional products to millions of customers quickly.

About Apple

Designing and manufacturing consumer electronics, software, and digital services.

Year founded
1976
Employees
166000
Industries
Electronics ManufacturingSoftware & SaaSInternet Platforms & Digital ServicesRetailSemiconductors
Activities
Consumer electronics designHardware manufacturingSoftware developmentRetail store operationsDigital services
Organization type
Public
Latest investment
Post-IPO Debt (2026)
Headquarters
US

Similar jobs

ASIC Design Engineer roles near Sunnyvale, California
5d
Save
Mark Applied
Hide
ASIC Design Engineer 2
Sunnyvale, California, United States
$106k-$214k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Global edge-to-cloud advancing how people live and work.
Bachelor's degree in Electrical Engineering required; Master's preferred. Requires digital logic coursework, Verilog/SystemVerilog coding through coursework or projects, and strong analytical and problem-solving skills.
SystemVerilog, Verilog, Perl, Python, EDA, SVA
Job PostingView all
5d
Save
Mark Applied
Hide
ASIC Design Engineer 2
Sunnyvale, California, United States
$106k-$214k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Global edge-to-cloud advancing how people live and work.
Bachelor's degree in Electrical Engineering required; master's strongly desired. Requires digital logic coursework, Verilog/System Verilog coding through coursework or internships, and strong analytical and problem-solving skills.
SystemVerilog, Verilog, Perl, Python, Electronic Design Automation (EDA), SVA
Job PostingView all
5d
Save
Mark Applied
Hide
ASIC Design Engineer 2
Sunnyvale, California, United States
$106k-$214k/yr OnsiteFull Time
Hewlett Packard Enterprise
Hewlett Packard EnterpriseNYSE: HPE: Global edge-to-cloud advancing how people live and work.
Bachelor's degree in Electrical Engineering required; master's preferred. Requires digital logic coursework, Verilog/SystemVerilog coding through coursework or projects, analytical skills, and familiarity with ASIC design; Perl/Python knowledge is a plus.
SystemVerilog, Verilog, Perl, Python, EDA tools, SVA
Job PostingView all
1w
Save
Mark Applied
Hide
ASIC Design Engineer – DSP / Analog / SerDes
Ottawa or Irvine or San Jose
OnsiteFull Time
Celero Communications
Celero Communications: Celero Communications is a private semiconductor startup developing coherent DSPs for AI data-center optical connectivity.
5+ YOEBachelor’s or higher degree in electrical or computer engineering; 5+ years of digital ASIC design experience; proficiency in Verilog/SystemVerilog; experience with ASIC flows, EDA tools, DSP, SerDes, verification, and automation.
Verilog, SystemVerilog, Python, Tcl, MATLAB, UVM, EDA, RTL, Clock Domain Crossing (CDC), FEC, CDR, PLL, CTLE, DFE, ADC, DAC
Job PostingView all
1w
Save
Mark Applied
Hide
ASIC Design Engineer
Alameda, California, United States
$100k-$140k/yr OnsiteFull Time
Epia Neuro
Epia Neuro: Private neurotechnology startup developing minimally invasive brain-computer interfaces and assistive systems for stroke survivors.
Bachelor's in Electrical Engineering or Computer Science with ASIC industry experience, or Master's/PhD with hands-on ASIC experience. Requires analog and RTL design, programming, testing, debugging, communication, and Linux experience.
Linux, SPI, I2C, Cadence, Raspberry Pi, PDKs
Job PostingView all
2w
Save
Mark Applied
Hide
ASIC Design Engineer
Santa Clara, California, United States
$116k-$219k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
2+ YOEBS/MS or equivalent in electrical engineering, computer engineering, or computer science; 2+ years of RTL design; Verilog, synthesis, power/timing analysis, scripting, and digital systems expertise.
Verilog, Perl, Python, C, C++
Job PostingView all
2w
Save
Mark Applied
Hide
ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start
San Jose, California, United States
OnsiteFull Time
ByteDance
ByteDance: Global technology specializing in AI-powered content platforms.
Master's degree in computer science, electrical engineering, or related discipline; video codec knowledge; RTL/SystemVerilog or HLS experience; UVM, SystemC, or DPI experience; Python programming skills.
FPGA, ASIC, SystemVerilog, High-level Synthesis (HLS), UVM, SystemC, DPI, Python
Job PostingView all
2w
Save
Mark Applied
Hide
ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs
Cupertino or Austin
$157k-$213k/yr OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Multinational technology focused on e-commerce and cloud computing.
Bachelor's degree in electrical engineering or related field; ASIC design, debugging, and multi-level logic verification experience. SystemVerilog proficiency preferred; Python or Perl automation experience preferred.
SystemVerilog, Python, Perl, ARM, DSP, WiMAX, 802.11ad
Job PostingView all