NVIDIA
Posted 4mo ago

ASIC Verification Engineer

NVIDIA
Austin, Texas, United States
$116k-$190k/yrHybridFull Time
Responsibilities
  • Develop tests
  • Verify RTL
  • Collaborate teams
Requirements
  • BS/MS in Electrical or Computer Engineering
  • 2+ years ASIC/RTL verification
  • Pre-silicon verification (UVM, SystemVerilog)
  • RTL verification
  • Perl/Python
  • Debugging
  • Exposure to verification tools
  • Strong communication
Technical tools mentioned
UVMSystemVerilogPerlPythondc_shellVCSGDBDebussy

Job description

NVIDIA is looking for a ASIC Verification Engineer to help verify our global IP! This position offers an opportunity to impact an array of products while collaborating with teams from design, architecture, verification, and integration.
 

At NVIDIA, we have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. In this position, you will partner with the design and architecture teams to help make the right implementation choices, craft and implement verification test plans, maintain regressions, close coverage and sign off design or both functional correctness and for meeting performance expectations. This position offers the opportunity to have a real impact on multiple product lines including consumer graphics, self-driving cars, HPC, cloud computing, and AI!
 

What you'll be doing:

  • Develop test plans, tests and verification infrastructure for verifying global IP across multiple products

  • Define, develop, and automate flows and methodologies to efficiently build, deploy, and verify generated RTL

  • Ensure code and functional coverage of all the RTL which you will verify

  • Build verification components using SV/UVM methodology

  • Driving coverage-based verification closure

  • Collaborate with design teams across NVIDIA to find corner cases and resolve verification related issues
     

What we need to see:

  • BS/MS in Electrical or Computer Engineering (or equivalent experience)

  • 2+ years of proven design verification experience

  • Experience in pre-silicon verification (UVM, SystemVerilog), ASIC design/implementation flow, and design automation

  • Programming and scripting experience in Perl or Python

  • Excellent debugging and analytical skills

  • Exposure to design and verification tools (dc_shell or equivalent synthesis tools, VCS or equivalent simulation tools, debug tools like Debussy, GDB)

  • Strong communication and collaboration skills to interact within the team and across functional teams

Ways to stand out from the crowd:

  • Previous experience automating tasks in the design verification process

  • Hands on experience in object-oriented programming

  • Prior design or verification experience at the IP or block level

  • Experience developing methodologies used by others

  • Demonstrated ability to drive a project to completion

NVIDIA is widely considered to be one of the technology world’s most desirable employers! We have some of the most forward-thinking and dedicated people in the world working for us. If you're creative and autonomous, we want to hear from you.
 

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until April 10, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

About NVIDIA

Computing platform for AI and accelerated graphics.

Similar jobs

ASIC Verification Engineer roles near Austin, Texas
1w
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
Santa Clara or Austin or Washington or Oregon or California
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
5+ YOEBS or MS in EE/ECE or equivalent experience, 5+ years of relevant industry experience, logic design knowledge, verification-flow expertise, and strong System Verilog, Perl, Python, and C++ skills.
SystemVerilog, UVM, C++, Perl, Python, Formal Verification, NVIDIA custom compilers and tools
1w
Save
Mark Applied
Hide
Senior ASIC Verification Engineer (PCIe/CXL)
San Jose or San Diego or Austin or Longmont
$146k-$250k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Leader in high-performance computing, graphics, and visualization technologies.
Expertise in ASIC verification, Verilog, SystemVerilog, UVM testbenches, and Python or Perl scripting; experience with PCIe, CXL, NVMe, or Ethernet; bachelor's or master's degree in computer or electrical engineering.
FPGA, ASIC, UVM, Verilog, SystemVerilog, Python, Perl, PCIe, CXL, NVMe, Ethernet, HLS
1w
Save
Mark Applied
Hide
Senior ASIC Verification Engineer - HSIO
Westford or Austin
$136k-$265k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
5+ YOEBachelor's or master's degree or equivalent experience, 5+ years relevant experience, and expertise in SystemVerilog, UVM, IP/interconnect protocol verification, coverage, assertions, debugging, and collaboration.
SystemVerilog, UVM, Perl, Python, AI-enabled code assist, root-cause analysis tools
2w
Save
Mark Applied
Hide
Interface IP Verification Engineer (Pre-Silicon)
Austin, Texas, United States
$114k-$170k/yr OnsiteFull Time
Synopsys
SynopsysNASDAQ: SNPS: Provider of electronic design automation software and semiconductor IP.
5+ YOEBSEE/MSEE and 5+ years verifying complex ASIC or SoC designs; expertise in SystemVerilog and UVM, protocol knowledge, constrained-random and coverage-driven verification, debugging, and industry-standard simulators.
PCIe, CXL, DDR, Ethernet, UVM, SystemVerilog, RTL, VCS, ModelSim
2mo
Save
Mark Applied
Hide
ASIC Verification Engineer
Austin, Texas, United States
OnsiteFull Time
Retym
Retym: Private semiconductor developing programmable coherent DSP solutions for AI infrastructure and cloud connectivity.
5+ YOE5+ years verification experience, 2+ full block/system verification cycles, deep VLSI verification knowledge, experience with SystemVerilog/UVM/eRM, familiarity with data-paths/protocols (Ethernet preferred), mentoring and cross-team collaboration.
SystemVerilog, UVM, eRM, RTL, Ethernet
2w
Save
Mark Applied
Hide
ASIC Design Verification Engineer
Austin, Texas, United States
HybridFull Time
Ericsson
EricssonNasdaq Stockholm: ERIC B: Global provider of communications technology, software, and services.
3+ YOESeveral years of industry RTL verification experience in IP, ASIC, or SoC; SystemVerilog and UVM expertise; testbench architecture; RTL debug; scripting; and a bachelor's or master's degree in electrical or computer engineering preferred.
SystemVerilog, UVM, TCL, Python, Perl, Linux, GIT, LSF
2w
Save
Mark Applied
Hide
ASIC Design Verification Engineer (784248)
Austin, Texas, United States
HybridFull Time
Ericsson
EricssonNasdaq Stockholm: ERIC B: Global provider of communications technology, software, and services.
3+ YOESeveral years of industry RTL verification experience in IP, ASIC, or SoC; SystemVerilog and UVM expertise; testbench architecture; RTL debugging; scripting with TCL, Python, or Perl; and a bachelor's or master's degree in engineering or equivalent experience.
SystemVerilog, UVM, TCL, Python, Perl, Linux, GIT, LSF, AMBA APB, AXI, ACE-Lite, CHI
1mo
Save
Mark Applied
Hide
ASIC Engineer, Power Management Design Verification
Sunnyvale or Austin
$178k-$250k/yr OnsiteFull Time
Meta
MetaNASDAQ: META: Builds technologies that help people connect, find communities, and grow businesses.
8+ YOEBachelor's degree or equivalent; 8+ years SystemVerilog/UVM and/or C/C++ verification experience; IP/SoC verification experience; EDA scripting with Python, TCL, Perl, Shell; familiarity with assertions, formal, emulation, and power management verification.
SystemVerilog, UVM, OVM, C, C++, Python, TCL, Perl, Shell