MetaNASDAQ: META: Develops social networking platforms and virtual reality technologies.
6+ YOE6+ years in ASIC/silicon engineering with experience in performance modeling; proficiency in C++ and Python; BS in CS/CE or equivalent; experience with SystemC, assembly, and ASIC performance analysis.
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
Bachelor's degree in a relevant technical field, ASIC, FPGA, or SoC design experience, digital design and architecture knowledge, industry-standard design tools, and Python, Tcl, Perl, or similar scripting experience.
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yrOnsiteFull Time
Northrop GrummanNYSE: NOC: Develops and manufactures advanced aerospace, defense, and space systems.
5+ YOESTEM degree with relevant years of experience, RTL design (VHDL/Verilog/SystemVerilog), ASIC/FPGA architecture, verification experience, lab testing, and ability to obtain a government security clearance.
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yrOnsiteFull Time
Northrop GrummanNYSE: NOC: Designs and manufactures advanced aerospace and defense systems.
5+ YOESTEM degree with 3–8+ years experience, RTL design (VHDL/Verilog) for space, ASIC/FPGA architecture, verification (SystemVerilog/UVM), lab testing, and ability to obtain/maintain government security clearance.
Hewlett Packard EnterpriseNYSE: HPE: Provides global edge-to-cloud technology solutions and IT infrastructure services.
3+ YOERequires 3+ years of ASIC/SoC verification experience, SystemVerilog and UVM expertise, test planning, coverage analysis, assertions, randomization, and simulation-tool proficiency.
Hewlett Packard EnterpriseNYSE: HPE: Provides edge-to-cloud IT infrastructure and platform services.
3+ YOERequires 3+ years of ASIC/SoC verification experience, strong SystemVerilog and UVM expertise, and experience with test planning, coverage, assertions, simulation, and waveform debugging.
Hewlett Packard EnterpriseNYSE: HPE: Providing global edge-to-cloud infrastructure and IT solutions for businesses.
3+ YOERequires 3+ years of ASIC/SoC verification experience, strong SystemVerilog and UVM expertise, and proficiency with test planning, coverage, assertions, randomization, and simulation debugging.
4+ YOEBachelor's in EE/CE/CS or equivalent experience, 4 years managing vendor engagements and library delivery schedules in an ASIC design environment, LEC and library validation tool experience, familiarity with foundry PDKs, and scripting in Tcl or Python.
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
10+ YOETop-level floorplanning and chip integration expertise, experience resolving physical design DRC/LVS/EMIR issues, scripting in Python/Tcl/Perl, familiarity with EDA tools, 10+ years of relevant ASIC physical design experience; must work onsite in San Jose.
Tensordyne: Designs AI chips and systems for efficient model inference.
3+ YOERequires 3+ years of ASIC RTL design experience with Verilog or SystemVerilog, CPU IP integration, processor architecture and interface knowledge, front-end ASIC tools, low-power design, and a bachelor's degree in electrical or computer engineering.
Cerebras SystemsNasdaq: CBRS: Manufactures specialized computer chips designed for AI.
10+ YOEMasters or PhD in Electrical/Computer Engineering; 10+ years performance analysis and modeling experience across GPUs/CPUs/accelerators; strong computer architecture background; ability to build performance models in Python.
NokiaNYSE: NOK: Sells telecommunications infrastructure and software for global network operators.
8+ YOEBachelor's in CS/EE required (Master's desired), 8+ years ASIC verification experience, fluent in System Verilog, UVM, Python/Perl, knowledge of assertions, functional/code coverage and formal verification tools, strong communication.
ByteDance: Developing AI-driven content platforms and mobile applications.
5+ YOEM.S. or Ph.D. in EE/CE, 5+ years ASIC front-end RTL ownership, SystemVerilog/HLS proficiency, UVM/DPI/C++ familiarity, and Python scripting for EDA flows.
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
7+ YOEBachelor's degree plus 7+ years, master's plus 4+ years, or PhD plus 1 year in ASIC experience; requires SystemVerilog, UVM, ASIC verification processes, debugging, and block-to-full-chip verification.
Waymo: Autonomous driving technology for ride-hailing and logistics.
5+ YOEBS in Computer Engineering or equivalent experience; 5+ years with SystemVerilog, ASIC RTL design, and microarchitecture; 3+ years designing high-performance CPU, GPU, or NPU cores; Python or C++.