12 asic engineer jobs at 7 companies in Ashburn, IL
3w
Save
Mark Applied
Hide
FPGA/ASIC Engineer
Vernon Hills, Illinois, United States
$150k-$180k/yr HybridFull Time
5+ YOEBachelor's or master's degree in electrical or computer engineering and 5+ years of relevant experience in FPGA design, HDL coding, simulation, integration, debugging, and engineering documentation.
VHDL, Verilog, Vivado Logic Analyzer, Xilinx Vivado, Mentor QuestaSim, Subversion, ClearCase, Microsoft Word, Microsoft Excel
2mo
Save
Mark Applied
Hide
FPGA Engineer Intern (Summer 2027 - Chicago)
Chicago, Illinois, United States
$80k/yr OnsiteInternship
Student in computer/electrical engineering or related field on track to graduate Dec 2027–Jun 2028; hands-on FPGA/ASIC digital design experience; VHDL/Verilog/System Verilog experience; strong engineering instincts and collaboration skills.
FPGA, ASIC, VHDL, Verilog, System Verilog
1d
Save
Mark Applied
Hide
Power Integrity Engineer
Austin or Boulder or Chicago or New York City
$200k-$300k/yr OnsiteFull Time
MS or PhD in engineering, physics, or related field; SI/PI experience with high-performance systems, 28+ Gbps SERDES, >500-amp ASIC power supplies, simulation tools, and Python automation.
HFSS, SIwave, Clarity 3D, Sigrity, ADS, SPICE, SIMPLIS, MATLAB, Python, VNA, TDR
1d
Save
Mark Applied
Hide
Power Integrity Engineer
Austin or Boulder or Chicago or New York City
$200k-$300k/yr OnsiteFull Time
MS or PhD in engineering, physics, or related field; SI/PI experience for high-performance systems; 28+ Gbps SERDES, >500-amp ASIC power design, simulation tools, and Python automation experience.
HFSS, SIwave, Clarity 3D, Sigrity, ADS, SPICE, SIMPLIS, MATLAB, Python, VNAs, TDRs
1mo
Save
Mark Applied
Hide
FPGA Engineer Intern (Summer 2027 - Austin)
Austin or Chicago
OnsiteInternship
Student in Computer/Electrical Engineering (BS/MS/PhD) graduating Dec 2027–Jun 2028; hands-on FPGA/ASIC digital design experience; VHDL/Verilog/System Verilog experience; strong engineering instincts and teamwork skills.
FPGAs, ASICs, VHDL, Verilog, System Verilog
1mo
Save
Mark Applied
Hide
Graduate FPGA Engineer (2027 Start - Chicago)
Chicago, Illinois, United States
$200k/yr OnsiteFull Time
Currently pursuing BS/MS/PhD in Computer or Electrical Engineering, on track to graduate Dec 2026–Jun 2027; hands-on FPGA/ASIC digital design experience; proficiency in VHDL/Verilog/System Verilog; strong engineering instincts and teamwork skills.
VHDL, Verilog, System Verilog
2mo
Save
Mark Applied
Hide
FPGA Engineer
Amsterdam or Chicago or London or New York City or Singapore
OnsiteFull Time
Professional FPGA/ASIC design and verification experience; SystemVerilog/Verilog/VHDL and C++; familiarity with EDA tools and scripting (TCL, Python, Bash); university degree in EE/CS/CE or related.
SystemVerilog, Verilog, VHDL, C++, TCL, Python, Bash, EDA
2mo
Save
Mark Applied
Hide
FPGA Engineer
Chicago, Illinois, United States
$120k-$170k/yr OnsiteFull Time
4+ YOE4+ years FPGA/ASIC experience, expert SystemVerilog and FPGA design, SoC and high-speed transceiver knowledge, simulation/verification skills, degree in EE/CE, strong analytical and collaboration skills.
SystemVerilog
3mo
Save
Mark Applied
Hide
Digital Modem Engineer
Austin or Chicago or New York City or London
$150k-$250k/yr OnsiteFull Time
5+ YOE5+ years in digital modem design, modeling, and implementation; strong FPGA/ASIC knowledge; Python/C/C++/Matlab; MS/PhD in EE/CS or equivalent.
Python, C++, C, Matlab
2mo
Save
Mark Applied
Hide
Principal/ Sr. Principal FPGA Design Engineer
Rolling Meadows, Illinois, United States
$120k-$224k/yr OnsiteFull Time
5+ YOEUS citizen able to obtain Top Secret/SCI; Bachelor's in EE/CE (or similar); 5+ years FPGA/ASIC design (8+ for senior); VHDL/Verilog, HLS (Xilinx Vivado HLS/Mentor Catapult), Python/C/C++, DSP and FPGA toolchain experience.
VHDL, Verilog, Xilinx Vivado HLS, Mentor Catapult HLS, C++, Python, C, Electronic Design Automation (EDA) Tools, Mentor Graphics ModelSim, QuestaSim, Synplify, Xilinx ISE, Vivado, Intel Quartus, Altera SOPC Builder, Altera Qsys, DSP Builder, SystemVerilog, Universal Verification Methodology (UVM), MATLAB, Simulink, AXI, PCIe, Xilinx Aurora, JESD, 10G Ethernet, GIT, SVN, ClearCase, DOORS, Jira, Rally, ClearQuest, Signal Generators, Logic Analyzers, Digital Oscilloscopes
2mo
Save
Mark Applied
Hide
Principal/ Sr. Principal FPGA Design Engineer
Rolling Meadows, Illinois, United States
$120k-$224k/yr OnsiteFull Time
5+ YOEUS citizen able to obtain Top Secret/SCI clearance; B.S. in EE/CE or similar plus 5+ years FPGA/ASIC design (8+ for senior level). Requires VHDL/Verilog, HLS (Vivado/Mentor Catapult), timing closure, DSP knowledge, Python/C/C++, testbench and FPGA design flow experience.
VHDL, Verilog, Xilinx Vivado HLS, Mentor Catapult HLS, C++, Python, C, MATLAB, Simulink, Mentor Graphics ModelSim, QuestaSim, Synplify, Xilinx ISE, Xilinx Vivado, Intel Quartus, Altera SOPC Builder, Altera Qsys, DSP Builder, SystemVerilog, Universal Verification Methodology (UVM), GIT, SVN, ClearCase, DOORS, Jira, Rally, ClearQuest, AXI, PCIe, Xilinx Aurora, JESD, 10G Ethernet
2mo
Save
Mark Applied
Hide
Research Engineer, Pre-Training
Chicago or London or New York City
$300k-$350k/yr OnsiteFull Time
Expert in large-scale distributed training, HPC or distributed systems, GPUs/TPUs and high-performance networking, Python and PyTorch/JAX; published research and advanced degree (MS/PhD) or equivalent industry experience.
GPUs, TPUs, NVLink, InfiniBand, Kubernetes, Slurm, Python, PyTorch, JAX, CUDA, Triton, Pallas, CuTe, XLA, FPGA, ASIC