2mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Sr.
Orlando, Florida, United States
$101k-$178k/yr HybridFull Time
3+ YOEB.S. in Electrical Engineering or related STEM; 3+ years FPGA design and verification experience; proficiency in VHDL/Verilog/SystemVerilog, Xilinx/AMD toolsets (Vivado, Vitis), Synopsys VCS, UVM, SystemC, Python testbenches; experience with high-speed interfaces and lab debug; U.S. citizen able to obtain Secret clearance.
VHDL, Verilog, SystemVerilog, Vivado, Vitis, Vitis HLS, UltraScale, Synopsys VCS, Synopsys EDA tools, GitLab, UVM, SystemC, Python, Simulink, HDL Coder, C, C++, AXI, Ethernet, TCP/IP, PCIe, Oscilloscope, Spectrum Analyzer, Signal Generator
2mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Sr
Orlando, Florida, United States
$101k-$178k/yr HybridFull Time
3+ YOEB.S. in EE or related, 3+ years FPGA design experience, proficiency in VHDL/Verilog/SystemVerilog, Vivado/Vitis toolsets, Synopsys VCS, experience with high-speed interfaces, lab debug skills, US citizenship and ability to obtain DoD Secret clearance.
VHDL, Verilog, SystemVerilog, UVM, SystemC, Python, GitLab, Vivado, Vitis, Vitis HLS, Synopsys VCS, Synopsys Synplify, NCSim, ChipScope, MATLAB/Simulink, HDL Coder, C, C++, tcpdump, Wireshark
1mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Stf
Orlando or Florida
$124k-$246k/yr RemoteFull Time
8+ YOEU.S. citizen able to obtain Secret clearance; associate degree or higher in EE/microelectronics; 8+ years full-custom analog/mixed-signal IC layout across 130nm–12nm (including BCD); proficiency with Synopsys Custom Compiler and Cadence Virtuoso; physical verification closure experience.
Synopsys Custom Compiler, Synopsys Custom Designer, Cadence Virtuoso, SKILL, Tcl, Python, Perl, EMIR, DRC, LVS, ERC, ANT
1mo
Save
Mark Applied
Hide
ElectroMechanical Design Engineer Sr Stf: MicroElectronics
Grand Prairie or Orlando
$128k-$256k/yr OnsiteFull Time
U.S. citizen able to obtain Secret clearance. Experience with cable harness concepts, circuit card assembly/printed wiring board design, high-speed PWB constraints, and capturing flowed/derived electromechanical requirements; familiarity with SOC/MCP, ASIC testing, parts/materials selection, flex circuit and microelectronics design; CAMEO familiari...
CAMEO