2mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Sr.
Orlando, Florida, United States
$101k-$178k/yr HybridFull Time
3+ YOEB.S. in Electrical Engineering or related STEM; 3+ years FPGA design and verification experience; proficiency in VHDL/Verilog/SystemVerilog, Xilinx/AMD toolsets (Vivado, Vitis), Synopsys VCS, UVM, SystemC, Python testbenches; experience with high-speed interfaces and lab debug; U.S. citizen able to obtain Secret clearance.
VHDL, Verilog, SystemVerilog, Vivado, Vitis, Vitis HLS, UltraScale, Synopsys VCS, Synopsys EDA tools, GitLab, UVM, SystemC, Python, Simulink, HDL Coder, C, C++, AXI, Ethernet, TCP/IP, PCIe, Oscilloscope, Spectrum Analyzer, Signal Generator
1mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Stf
Orlando or Florida
$124k-$246k/yr RemoteFull Time
8+ YOEU.S. citizen able to obtain Secret clearance; associate degree or higher in EE/microelectronics; 8+ years full-custom analog/mixed-signal IC layout across 130nm–12nm (including BCD); proficiency with Synopsys Custom Compiler and Cadence Virtuoso; physical verification closure experience.
Synopsys Custom Compiler, Synopsys Custom Designer, Cadence Virtuoso, SKILL, Tcl, Python, Perl, EMIR, DRC, LVS, ERC, ANT
2mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Sr
Orlando, Florida, United States
$101k-$178k/yr HybridFull Time
3+ YOEB.S. in EE or related, 3+ years FPGA design experience, proficiency in VHDL/Verilog/SystemVerilog, Vivado/Vitis toolsets, Synopsys VCS, experience with high-speed interfaces, lab debug skills, US citizenship and ability to obtain DoD Secret clearance.
VHDL, Verilog, SystemVerilog, UVM, SystemC, Python, GitLab, Vivado, Vitis, Vitis HLS, Synopsys VCS, Synopsys Synplify, NCSim, ChipScope, MATLAB/Simulink, HDL Coder, C, C++, tcpdump, Wireshark
2mo
Save
Mark Applied
Hide
Timing Design Engineer
Melbourne, Florida, United States
OnsiteFull Time
2+ YOEBachelors in Electrical Engineering; 2+ years ASIC timing constraints and timing closure; experience with STA tools (Primetime); scripting (Tcl/Perl); strong collaboration skills.
Primetime, SDC constraints, scripting (Tcl, Perl), CAD tools, Synthesis, DFT, backend tools
2mo
Save
Mark Applied
Hide
SLD FPGA Verification Engineer III - Lunar Permanence
Seattle or Space Coast
$131k-$183k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
5+ YOEBS/MS in Electrical or Computer Engineering; 5+ years FPGA/ASIC verification; RTL simulation tools; UVM; testbench development; DO-254 knowledge a plus.
QuestaSim, ModelSim, SystemVerilog, UVM, RTL, DO-254
2mo
Save
Mark Applied
Hide
Sr. Specialist, Electrical Engineer - FPGA (37019)
Palm Bay, Florida, United States
OnsiteFull Time
6+ YOEActive experience designing and verifying FPGA/ASIC for wireless communications, DSP, modems, and networking; bachelor's degree or equivalent experience; 6+ years relevant experience; SECRET clearance required.
Vivado, Quartus, MATLAB, Simulink, VHDL
3w
Save
Mark Applied
Hide
Hardware / Electrical Engineer (FPGA)
Melbourne, Florida, United States
$120k-$140k/yr OnsiteFull Time
Vensure Employer Solutions: Comprehensive HR, payroll, and benefits services for business employers.
8+ YOESTEM degree required; 8+ years experience (8–20 yrs preferred); 5+ years FPGA/ASIC verification; DO-254 (DAL-A) experience required; SystemVerilog/UVM, VHDL/Verilog, Xilinx FPGA preferred; mentoring experience.
SystemVerilog, UVM, VHDL, Verilog, Xilinx FPGA
1mo
Save
Mark Applied
Hide
ElectroMechanical Design Engineer Sr Stf: MicroElectronics
Grand Prairie or Orlando
$128k-$256k/yr OnsiteFull Time
U.S. citizen able to obtain Secret clearance. Experience with cable harness concepts, circuit card assembly/printed wiring board design, high-speed PWB constraints, and capturing flowed/derived electromechanical requirements; familiarity with SOC/MCP, ASIC testing, parts/materials selection, flex circuit and microelectronics design; CAMEO familiari...
CAMEO