7 asic engineer jobs at 2 companies in Salida, CA
1w
Save
Mark Applied
Hide
AI/ML ASIC Architect
Milpitas, California, United States
$137k-$226k/yr HybridFull Time
3+ YOEBS+7/MS+5/PhD+3 experience in CE/EE with ASIC/SoC architecture experience; authoring architecture specs; PCIe/UCIe/CXL and DMA subsystems; ML/LLM and accelerator knowledge required.
UCIe, PCIe, CXL, DMA, HBM, NoC, FPGA, MX format, CUDA, NVLink, InfiniBand, RDMA, NVMe, NAND, AXI
1w
Save
Mark Applied
Hide
AI/ML ASIC Architect
Milpitas, California, United States
$194k-$322k/yr HybridFull Time
15+ YOEBachelors (or Masters/PhD) in Computer/Electrical Engineering with 15+ years architecture experience; deep expertise in PCIe/UCIe/CXL, DMA, SoC, HBM, ML/AI accelerator architecture; strong microarchitecture and system-level design skills.
UCIe, PCIe, CXL, DMA, NoC, FPGA, RTL, DV, Simulation, Emulation, Firmware, HBM, CUDA, NVLink, InfiniBand, RDMA, NVMe, NAND, AXI, MX format
1mo
Save
Mark Applied
Hide
Hardware Engineer - FPGA
Milpitas or San Francisco
$152k-$222k/yr OnsiteFull Time
7+ YOEExperienced FPGA/ASIC engineer with RTL (Verilog/SystemVerilog) skills, FPGA tool experience, 7+ years (BS) or 4+ years (MS), verification experience (UVM/VMM) preferred.
Verilog, SystemVerilog, UVM, VMM
1mo
Save
Mark Applied
Hide
Software Engineering Technical Leader
Milpitas, California, United States
$211k-$305k/yr HybridFull Time
5+ YOEDegree in CS/EE/Electronics (or related) with considerable experience (varies by degree), strong expertise in C/C++ and Linux, experience with coherent optics, PHY/SerDes, ASIC/NPU, DSP, CMIS/SFF familiarity, proven architecture and cross-functional leadership.
C, C++, Linux, CMIS, SFF, Cisco Silicon One, IOS-XR, SONiC, FBOSS, DSP, ASIC, NPU, PHY, SerDes, FEC, ZR, OpenZR+, DWDM
2mo
Save
Mark Applied
Hide
Software Engineering Technical Leader
Milpitas, California, United States
$184k-$264k/yr OnsiteFull Time
8+ YOEBachelor's in EE/CS (10+ yrs) or Master's (8+ yrs); experience with C, C++, Python, Linux, device drivers, embedded systems, and ASIC/FPGA bring-up; experience with Sonic/ONIE/BMC/IPMI/Redfish; strong debugging and communication skills.
C, C++, Python, Linux, Sonic, ONIE, BMC, IPMI, Redfish, GDB, KGDB, CMIS, SFF, SFP, QSFP, I2C, SPI, UART, PCIe, GPIO
1mo
Save
Mark Applied
Hide
Hardware Systems Engineering Technical Leader
Milpitas, California, United States
$169k-$241k/yr OnsiteFull Time
3+ YOEBachelor/Master/PhD in EE or CE with 3–8+ years experience; expertise in high-speed Ethernet/PCIe, board design and bring-up, Cadence/Allegro, lab validation, and cross-functional collaboration.
Cadence, Allegro, Concept, Serdes, PCIe, Ethernet, ASIC, FPGA, CPLD, DDR4, DDR5, MDIO, SPI, I2C
2mo
Save
Mark Applied
Hide
Software Engineering Technical Leader, Ethernet Switching
Milpitas, California, United States
$184k-$264k/yr HybridFull Time
10+ YOEBS+10 years or MS+8 years or PhD+6 years in C/C++ and Python; embedded/router/switch software; debugging with GDB; SDLC and L2/L3/ACL/QOS; SDK development on networking ASICs; traffic generators (IXIA/Spirent).
C, C++, Python, GDB, SDK, IXIA, Spirent, Networking ASICs, NPU, DPU